

**IDA PAPER P-1423** 

# HIGH-SPEED INTEGRATED CIRCUITS FOR MILITARY APPLICATIONS

G. W. Preston

November 1979



Prepared for

Office of the Under Secretary of Defense for Research and Engineering

#### DISTRIBUTION STATEMENT A

Approved for public release: Distribution Unlimited

9

AU A U 8 499

INSTITUTE FOR DEFENSE ANALYSES SCIENCE AND TECHNOLOGY DIVISION

80 5 29 020PA Log No. HQ 79-21474

The work reported in this document was conducted under contract MDA 903 79 C 0202 for the Department of Defense. The publication of this IDA Paper does not indicate endorsement by the Department of Defense, nor should the contents be construed as reflecting the official position of that agency.

Approved for public release; distribution unlimited.

# UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM	
	3 RECIPIENT'S CATALOG NUMBER	
4. TITLE (and Substite)  A D-A 184 9	S TYPE OF REPORT & PERIOD COVERED	
High-Speed Integrated Circuits for Military Applications	Final	
	IDA Paper P-1423	
7. AUTHOR(e)	8. CONTRACT OR GRANT NUMBERS	
G.W. Preston	MDA 903 79 C 0202	
9. PERFORMING ORGANIZATION NAME AND ADDRESS Institute for Defense Analyses	10 PROGRAM ELEMENT PROJECT TASK AREA & WORK UNIT NUMBERS	
400 Army-Navy Drive Arlington, VA 22202	Task Order T-156	
DUSD (Research and Advanced Technology)	November 1979	
The Pentagon, Washington, D.C. 20301	13 NUMBER OF PAGES	
14. MONITORING AGENCY NAME & ADDRESS(if dillerent from Controlling Office)	15. SECURITY CLASS. (of this report)	
Defense Advanced Research Projects Agency		
1400 Wilson Boulevard	Unclassified	
Arlington, VA 22209	150 DECLASSIFICATION DOWNGRADING	
17. DISTRIBUTION STATEMENT (of the ebatract entered in Black 20, if different fre	m Report)	
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number	<del></del>	
Very-High-Speed Integrated Circuits (VHSI), Fut		
Hardware Macros, FFT, ELINT, Radar		
The purpose of this study was to ascertain current, and anticipated future, military requirements for integrated circuit functions which necessitate higher speeds or circuit complexity than are now available. An attempt was to be made to define a limited class of large-scale integrated circuits which could satisfy a broad range of DoD military system needs and might therefore be developed and produced as standard devices in large volume. (continued on back)		

DD 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

## **UNCLASSIFIED**

SECURITY CLASSIFICATION OF THIS PAGE(When Date Entered)

#### 20. Continued

Currently operational systems, such as airborne early warning aircraft strategic and attack submarines, advanced fighter aircraft, air-to-air missiles, aircraft and satellite EM surveillance systems, etc., contain computationally intensive subsystems. In these systems, the physical characteristics, performance, or total contribution to life-cycle costs of the integrated circuit assemblies comprise limiting constraints on the performance relative to cost of the entire system. Future systems of these types, which are now being planned, would be infeasible without digital processing circuitry far more advanced (higher throughput capacity per chip) than those in current m litary or commercial use.

The computationally intensive subsystems include synthetic aperture radar (SAR) processing, inverse SAR (or PROFILE) processing, acoustic beam forming, ELINT, image processing, adaptive antenna arrays, communications and navigation. Some of the algorithmic processes which contribute to the high computational throughput are for the purposes of spectral analysis, encryption, error correction coding and decoding, coordinate transformation, voice abstraction and synthesis, signal conditioning, etc.

The throughput capacities (total gate cycles per second) for various subsystems are estimated from fundamental analysis; the overall system throughput capacities for future systems is placed at a few billion operations per second (over 10<sup>13</sup> gate cycles per second). In order to relate these throughput requirements to systems support costs--which are governed principally by size, power consumption, weight, and failure rate--a fairly basic analysis is presented of MOS circuit throughput in relation to minimum feature size, showing the necessity for one micron (or smaller) design rules to meet the stated performance objectives.

Several specific algorithmic functions are identified as the source of the high computational rates. These include the FFT "butterfly"; the CORRELATE operation—the arithmetic sum of the bit-by-bit exclusive OR of two binary sequences; the evaluation of continuous functions such as the logarithm, exponential and trigonometric functions; self-ordering memories (sort and merge); and associative memories.

It is recommended that circuits such as these be developed as standard hardware macros.

## **IDA PAPER P-1423**

# HIGH-SPEED INTEGRATED CIRCUITS FOR MILITARY APPLICATIONS

G. W. Preston

November 1979



INSTITUTE FOR DEFENSE ANALYSES
SCIENCE AND TECHNOLOGY DIVISION
400 Army-Navy Drive, Arlington, Virginia 22202

Contract MDA 903 79 C 0202 Task T-156 "By the time you understand it, it's obsolete."

--Anonymous

ACCESSION	for
NTJS	White Section
DDC	Buff Section 🔲
UNANNOUNC	CED (03)
JUSTIFICATI	GN
	M/AVAILABILITY CINES
DISTRIBUTIO	N/AVAILABILITY COURS ALL and/or SPECIAL

#### **ACKNOWLEDGMENTS**

Mr. William E. Bradley served as consultant in all phases of this program and contributed Sections IIIF and IIIG in their entirety. Messrs. Leonard Weisberg and Larry Sumney of DDR&E provided valuable guidance and encouragement.

Glenn W. Preston

#### **ABSTRACT**

The purpose of this study was to ascertain current, and anticipated future, military requirements for integrated circuit functions which necessitate higher speeds or circuit complexity than are now available. An attempt was to be made to define a limited class of large-scale integrated circuits which could satisfy a broad range of DoD military system needs and might therefore be developed and produced as standard devices in large volume.

Currently operational systems, such as airborne early warning aircraft, strategic and attack submarines, advanced fighter aircraft, air-to-air missiles, aircraft and satellite EM surveillance systems, etc., contain computationally intensive subsystems. In these systems, the physical characteristics, performance, or total contribution to life-cycle costs of the integrated circuit assemblies comprise limiting constraints on the performance relative to cost of the entire system. Future systems of these types, which are now being planned, would be infeasible without digital processing circuitry far more advanced (higher throughput capacity per chip) than those in current military or commercial use.

The computationally intensive subsystems include synthetic aperture radar (SAR) processing, inverse SAR (or PROFILE,) processing, acoustic beam forming, ELINT, image processing, adaptive antenna arrays, communications and navigation. Some of the algorithmic processes which contribute to the high computational throughput are for the purposes of spectral analysis, encryption, error correction coding and decoding,

coordinate transformation, voice abstraction and synthesis, signal conditioning, etc.

The throughput capacities (total gate cycles per second) for various subsystems are estimated from fundamental analysis; the overall system throughput capacities for future systems is placed at a few billion operations per second (over 10<sup>13</sup> gate cycles per second). In order to relate these throughput requirements to systems support costs—which are governed principally by size, power consumption, weight, and failure rate—a fairly basic analysis is presented of MOS circuit throughput in relation to minimum feature size, showing the necessity for one micron (or smaller) design rules to meet the stated performance objectives.

Several specific algorithmic functions are identified as the source of the high computational rates. These include the FFT "butterfly"; the CORRELATE operation—the arithmetic sum of the bit—by—bit exclusive OR of two binary sequences; the evaluation of continuous functions such as the logarithm, exponential and trigonometric functions; self—ordering memories (sort and merge); and associative memories.

It is recommended that circuits such as these be developed as standard hardware macros.

# CONTENTS

I.	SUMMARY, CONCLUSIONS AND RECOMMENDATIONS	1
II.	OVERVIEW	5
	A. Circuit Speed, Throughput Capacity and	5
	Systems Support Costs  B. High Performance, High System Support	8
	Cost Applications C. Where Large Quantities are Needed D. Other Applications E. The Programmable General Purpose	10 11 14
	Processor  F. Who Can Say What is Possible?  G. Commonality and the Military's Peculiar  Needs for ICs	16 17
	H. Uncommonality I. Simple, Fast and Hot; or Big, Slow and Cool?	19 20
	J. The Marginal Return on Investment	23
III.	MILITARY SYSTEM REQUIREMENTS FOR HIGH THROUGHPUT PROCESSORS	27
	A. Submarine Sonar Systems B. Synthetic Aperture Radar (SAR) 1. Tactical Uses of SAR 2. Spectral Analysis of Radar Returns 3. Polar to Rectangular Transformation C. ELINT Processors D. Communications E. Voice Abstraction F. Global Positioning System G. Optical Array Signal Processing H. Total Throughput Rates	30 31 32 38 39 41 47 50 52
IV.	HARDWARE MACROS, THE MACRO SUBSTITUTION SEQUENCE	59
	A. The Emergence of Hardware Macros B. The Macro Substitution Sequence	59 61

\*

# CONTENTS (Cont.)

V.	THE IMPLICATIONS OF IMPROVED LITHOGRAPHIC RESOLUTION FOR MOS LSICS IN MILITARY SYSTEMS	67
	REFERENCES	77
	APPENDIX ANMOS Inverter Operation	A-1
	APPENDIX BPin-to-Gate Ratio	B-1

# FIGURES

1.	Schematic representation of return on investment in IC technology	24
2.	Speed, maximum level of circuit integration for NMOS relative to minimum feature size for fixed total power dissipation (300 MW)	26
3.	Minimum feature size	55
4.	Weight and power consumption of IC assemblies	56
5.	Throughput capacity in relation to minimum feature size	76
	TABLE	
1.	Throughput rates in millions of operations per second	53

#### I. SUMMARY, CONCLUSIONS, AND RECOMMENDATIONS

The objective of this program was to estimate future military needs for advanced integrated circuits and to identify specific integrated circuit functions [at the very large scale level of circuit integration (VLSI)] which could satisfy a broad range of DoD military system needs. Circuits embodying such functions might then be developed and produced as standard devices in large volume. The purpose is to provide information for support of the Very High Speed Integrated Circuit (VHSIC) program.

A survey of military digital equipments currently in use and of experimental and developmental programs involving significant quantities of digital processing, indicates rapid growth in the use of integrated circuit assemblies. For example, the avionics of future advanced early warning (AEW) and antisubmarine warfare (ASW) aircraft systems now under consideration would require, in toto, throughput capacities of several billion computer operations per second, which is an order of magnitude greater than the total capacity of current computationally intensive aircraft systems (such as the E-2C). Comparable, if not greater, throughput capacities are being considered for satellite surveillance systems, advanced acoustic surveillance systems, and synthetic aperture radars for autonomous tactical aircraft systems. Systems such as these would be infeasible without digital processing assemblies far more advanced (higher throughput per chip) than those in current military or commercial use.

In some experimental or proposed military systems (category 1) the integrated circuit (IC) assemblies play an essential role in the mission of the entire system and the life cycle system support costs are high; this includes the attack submarine; autonomous, standoff, tactical aircraft systems; advanced VSTOL, ASW and AEW aircraft; surveillance and communications satellites; missiles and submunitions of various types. The subsystems which account for the high data processing throughput are radar, particularly synthetic aperture radar (SAR), and inverse SAR (or PROFILE); acoustic beam forming, spectral analysis, and target signature identification; ELINT; image processing; adaptive antenna arrays.

There is another group of subsystems (category 2) consisting largely of IC assemblies whose feasibility does not hinge on the availability of higher throughput circuits, but which are produced in large quantities and, in the aggregate, comprise an important economic incentive for the introduction of more advanced circuits. This group includes the joint tactical information distribution system (JTIDS), global position satellite (GPS) receivers, speech abstraction and synthesis circuits, general-purpose computers, IFF.

The major conclusions of this study are these:

- (1) Advanced integrated circuit technology (smaller than one to two micron feature size) appears to be economically justified if not essential for the category 1 military applications;
- (2) All categories of military applications require, or would materially benefit from, certain circuit types which are not now being produced commercially; and
- (3) Greater throughput capacity can often be achieved through the use of specialized hardware macros (see Section IV B, The Macro Substitution Sequence).

ſ

The recommendations of this study are that:

- (1) A group of hardware "macros"\* be developed, initially in the form of single chips or hybrids, for use with currently available microprocessors and microprogrammable bit slices; when more refined lithographic methods are perfected, these functions could be transferred onto the processor chip (functional partitioning). Several specific functions have been suggested, such as a one-cycle function calculator (SINE, EXP, LOG, etc.); a self-ordering memory (automatic sort and merge); an interpolator; an FFT "butterfly", etc.
- (2) Any general-purpose programmable processor developed under government funding should
  - a. Contain high throughput features, such as two-argument machine instructions implemented by two-port register stacks; parallel fetch, decode, and execute cycles; separate data and instruction busses; pipelined processing.
  - b. Execute the CORRELATE instruction (the numerical sum of the bit-by-bit exclusive OR).
- (3) Advanced forms of field programmable logic circuits should be developed.

These recommendations are not meant to exclude other candidate circuits.

<sup>\*</sup>The term "macro" in the computer literature usually signifies a subroutine, i.e., a block of instructions or an algorithm frequently needed; a hardware macro is an IC or small assembly of ICs which executes a macro--the single-chip multiplier being the preeminent example.

The availability of the recommended hardware macros would extend the capabilities of the microprocessor and the bit slice components into many of the higher-performance radar and sonar signal processing, communications, and ELINT applications while preserving and building upon existing assets of software and engineering expertise. Since these types of circuits are traditionally supplied by the IC manufacturers (rather than being produced by vertically integrated systems suppliers), this approach has the further merit that the circuits would be available to all military equipment suppliers.

This approach is an evolutionary one, adding significantly to the capability of existing technology while, as more refined IC technology becomes available, these macros could be embodied on fewer chips and eventually be integrated onto the processor chip itself (functional partitioning).

The selection of integrated circuit functions ("product definition" in commercial terms) involves a considerable variety of factors, technical, economic, and institutional. The OVER-VIEW (Section II) attempts to review these considerations, and qualifies the preceding conclusions and recommendations.

#### II. OVERVIEW

# A. CIRCUIT SPEED, THROUGHPUT CAPACITY, AND SYSTEMS SUPPORT COSTS

The physical and economic attributes of microelectronic integrated circuits (IC) so exceed those of the discreet transistor components as to have far-reaching effects on military system technology. Although integrated circuits already pervade military electronic systems, further major improvements in military systems capability relative to cost are possible (Ref. 1), even within the limits of current IC practice, while progress in the underlying IC technology still has far to go (Ref. 2).

The potential contribution of integrated circuit technology to the production cost, reliability, size, and weight of military electronic equipment are frequently cited, but in many applications the systems support costs (the marginal lifecycle cost of the entire system attributable to its integrated circuit assemblies) are of even greater significance (Ref. 3) and it is in military systems such as advanced fighter aircraft, surveillance satellites, attack submarines, missiles of all types, etc., where systems support costs are greatest that the large-scale integrated circuit finds its greatest potential contributions. In fact, in some military equipment (Section B, below) the physical characteristics, performance, or total contribution to life-cycle costs of the integrated circuit assemblies comprise limiting constraints on the performances relative to cost of the entire system in which they are embedded.

On the whole, the potential for cost avoidance or performance improvement through the application of current integrated circuit technology has been estimated at several billion dollars for weapons systems and intelligence-gathering systems which are now in advanced development or in the early stages of production. For these systems, the greatest net cost savings would be achieved (using current technology) with circuits having an average level of integration of several hundred logic gates (Refs. 3, 4), corresponding to about 5 micrometer (µm) feature sizes. But even while military systems designers and procurement groups experience difficulty in exploiting the full benefits of current IC practice, the manufacturing technology for faster and more densely integrated circuits rapidly approaches maturity (Refs. 5, 6).

The objectives of this study are to examine the potential military applications of the high-performance integrated circuits which could be produced using advanced manufacturing technology (specifically submicron feature sizes) and recommend circuits "that could satisfy a broad range of DoD military systems needs," but are not expected to be commercially available.

This is a pivotal issue, that of "product definition" (in commercial terms); what economically feasible functions can be defined for circuit integration at the 100,000 gate level? The commercial semiconductor industry examines this prospect and notes that most present commercial circuits, except for memory devices\*, are not technology-limited in either speed or circuit integration and, except for the 32-bit processor (and

<sup>\*</sup>Memory devices, on the whole, are the object of vigorous commercial effort and are therefore generally excluded from consideration under this study.

the 16-bit processor with more on-board memory), no useful non-memory products have been defined for the more advanced technology.\*

This may be true for the commercial sector, but when advanced military systems concepts are examined, many applications emerge in which the most advanced IC technology could be exploited to advantage. Specific examples of such military products include a parallel pipeline processor, with on-board hardware multiplier and sequencers, capable of executing certain logic operations encountered in message coding and decoding; special image data processors; associative (content addressable) memory elements; frequency synthesizers; frequency, phase, and code sequence acquisition circuits; correlators, and digital matched filters with high processing gain. circuits which are not now produced commercially but would be useful in military equipment include hardware "macros" (four of which are suggested as candidates for development; a selfordering memory stack, a universal function calculator, an interpolation circuit, and an FFT butterfly), and a general logic circuit. All of these circuits are expandable in speed and density as technology permits. The systems applications of these and other military IC products are discussed below.

In assessing the need for advanced, high-performance circuits (i.e., high-speed,  $\sim$  100 MHz, and circuit density,  $10^5$  gates), those applications (such as real time electronic synthetic aperture radar processing) which demand the highest arithmetic throughput rate are the first to come to mind. But, actually, all military systems which contain IC assemblies stand to benefit from higher-speed ICs, since the throughput capacity

<sup>\*</sup>Gordon Moore, Ref. 7. Also, Robert W. Keyes, Ref. 8, sees no commercial need for 1.5 µm circuits at the present time. "Market economics do not justify these circuits in the time frame of the VHSI program." See also Ref. 9.

per circuit (the product of cycle frequency and number of gates), more than any other single factor, influences the system support costs for a given application. As it happens, integrated circuits at 1  $\mu$ m feature sizes with the high throughput capacities are fast by present standards (Section V).

In general, future improvements in circuit speed and throughput capacity will have the greatest effect on performance or cost for applications which require high throughput (particularly where systems support costs are greatest) or where large volumes of circuits will be used.

#### B. HIGH PERFORMANCE, HIGH SYSTEM SUPPORT COST APPLICATIONS

The attack submarines\*, various advanced tactical aircraft systems\*\*, and certain surveillance satellites exemplify military systems of potentially critical importance whose capabilities are dependent on massive digital processing (of sensor data) and in which systems support costs are relatively high. These applications have generated integrated circuit equipment development programs and are frequently cited as justification for government funding of the most advanced integrated circuit production techniques. In fact, the various efforts to develop real time high-resolution radar surveillance data processors for autonomous, stand-off, air-to-ground weapon delivery systems against tanks or other ground vehicles probably cannot result in deployable equipment until more highly integrated circuits become available (see Section III B).

The signal- and data-processing system currently in production or development for the Trident and attack submarines contains roughly  $10^7$  equivalent gates of logic and the total deployment is currently placed at 60 to 100 systems for a total of  $10^{10}$  or more equivalent gates of circuitry, including

<sup>\*</sup>The SSN-637 and SSN-688.

<sup>\*\*--</sup>such as Assault Breaker, ATSR, TAWDS.

life-cycle spares. However, this equipment fills the available deck space but still can process only a small fraction of the data incoming from the acoustic arrays (Section III A). The advanced sonar array concepts\* now in the experimental stage, if deployed, would require about an order of magnitude more circuitry--a commercially significant quantity.

The total potential demand for integrated circuit assemblies in tactical aircraft systems is comparable. If the operational tests eventually show that tactical ground targets can, in fact, be reliably detected and classified from useful ranges by synthetic aperture radar (SAR), with a resolution of a foot or so, the potential demand would be a few thousand systems, each containing a few million gates.

The E-2C, E-3A, P-3, and S-3 are other aircraft systems which contain conspicuous quantities of signal- and data-processing equipment and update programs are either planned or in progress for all four.

Weapon delivery is the "bottom line" of (offensive) military systems, and in torpedoes, missiles of all categories, bombs, and even shells, data processing IC assemblies are becoming more elaborate because the improvement in accuracy and probability of successful intercept more than offsets the space given over to more refined control and guidance circuits which would otherwise be used for explosive. For example, numerous programs are underway to improve the capabilities of air-to-air missiles through more elaborate signal and data processing, including higher doppler resolution for better tracking and clutter rejection, more refined tracking algorithms to prevent track breaking by crossing targets, side lobe clutter rejection circuits, wider bandwidth active fusing, reduced jammer vulnerability, and so on (Refs. 10, 11).

<sup>\*</sup>Such as the Advanced Autonomous Array.

Further, several forms of autonomous terminal homing techniques are under development in which (active or passive) optical or IR sensor data are compared with abstractions from long-range (sometimes steroptical) photographic reconnaissance and cartographic data (Ref. 12). Although further algorithmic development is needed, these approaches promise to provide high precision ("zero CEP") terminal guidance, at least against fixed targets. The guidance is computationally intensive and the systems support costs comparatively high. The value of high-precision terminal homing in terms of missile payload stems from the disproportionate increase in the quantity of explosive needed to destroy a command post (for example) relative to the CEP (Ref. 12).

Even more extreme demands for signal processing and computational capacities are found in satellite-borne radar and electrooptical (EO) systems (Ref. 13)--where the largest systems support cost coefficients would also be encountered.

#### C. WHERE LARGE QUANTITIES ARE NEEDED

The Global Position Satellite (GPS) receiver, Joint Tactical Information Distribution System (JTIDS) terminals\*, and the Digital Voice Terminal (ANDVT) are examples of digital processing equipment in which the eventual demand for large quantities rather than system support costs is the primary justification for an investment in more highly integrated circuits, since unit cost of the integrated circuit components is now a deterrent to their full-scale utilization. Man-pack versions of all of these types of equipment are planned or actually under development, with typical design goals of 6 W, 5 lb., and 100 in<sup>3</sup>, which clearly necessitates the use of LSI circuits throughout (Ref. 1, p. II-143)\*\*.

<sup>\*--</sup> and PLRS, the corresponding ARMY equipment.

<sup>\*\*</sup>The Magnavox Manpack (GPS) weighs 30 lb. (excluding batteries), consumes 29 W, and occupies 384 in 3.

The Linear Predictive Coding algorithm for voice abstraction is arithmetic-intensive and cannot be executed in real time on microprocessors currently in production, but the huge commercial market that is thought to exist for these devices when they can at last be embodied on a single chip (by flow-through processing) is regarded as a major incentive for the commercial development of more refined lithographic production methods.

This group of equipments probably comprises the largest source of demand for "next generation" integrated circuits (perhaps as much as several hundreds of thousands of pieces of equipment, a few million integrated circuits).

#### D. OTHER APPLICATIONS

Integrated circuit assemblies also occur in numerous categories of military equipment where neither the direct costs, systems support costs, nor integrated circuit performance is regarded as a limiting consideration. In many of these applications, the total cost and overall physical characteristics are dominated by other than the digital portion of the system. Nevertheless, at high levels of circuit integration useful aggregate cost savings, performance improvements and, especially, lower failure rates could be effected. We single out as examples three categories of such equipment—communications, ELINT, and general—purpose computers.

Pseudo noise (PN), sequence-coding, and spread-spectrum techniques are widely used to make communications secure against interception and decoding, IFF and radar secure against spoofing, and all three less vulnerable to ECM and non-malicious interference. Error correction coding is often used to prevent loss of data from intermittent fading and interference (fcr example, in JTIDS, which operates in the same frequency band as TACAN). At the receiving end, the PN sequence must be regenerated

and synchronously applied to the received signal (code stripping), usually with the aid of special frequency and phase acquisition circuits (such as Doppler wipe-off), and finally, the syndrome and error correction\* must be calculated. All of these operations are performed by integrated circuit assemblies. In many cases, custom LSI circuits have been developed, although the digital synthesizer and Reed-Solomon decoder for some applications can be emulated sufficiently by the more advanced microprocessors (Motorola 96000).

The intrinsic security and potential resistance to jamming (A/J) of radio communications are both related to the processing gain--which is essentially the time bandwidth product of the coded transmission per message bit. In the commonest tactical applications--such as SEEKTALK or SINCGARS for voice and low data rate communications between ground forces or between aircraft and ground control--the signal bandwidths are constrained to 10 MHz or so by propagation defects, practical limitations related to antenna and amplifier efficiency, and regulations governing spectral utilization. The data rates may be as high as 16 kb/s, for continuously variable slope delta modulation (CVSD) of voice transmission, which effectively limits the processing gain to 30 dB or so. Processing gains of 40 dB are rarely used.

Although all of the services own large inventories of UHF and VHF equipment, these have only limited A/J capability or potential. For this reason, among others, several programs are in progress to develop communication satellite systems (FLTSAT, LEASAT, NASP, NCFS, DCS II, etc.) which would provide a far greater utilizable spectrum and hence processing gain. The larger processing gain, in turn, implies more signal processing

<sup>\*</sup>Two steps are often identified in error correction: the syndrome calculation in which the presence of errors is determined, and the actual error correction itself.

per message symbol. This and the high systems support costs for satellites place a much greater premium on reduced feature size in the integrated circuits. Designers of this type of equipment can be expected to utilize the fastest and highest-capacity circuits available within their bandwidth limitations. Several advanced circuits are now under development for these purposes (see Section III).

On the other side of electronic warfare (ELINT), signal interception and analysis circuit requirements reach their extremes in bandwidth and throughput capacity.

Aircraft are exposed to electromagnetic emanations from satellites and other aircraft, and from ground stations within an area of a half-million square miles or so. The total pulse rate in all bands reaches 10<sup>6</sup>/sec over heavily culturated areas. The first step in sorting out these emanations is that of association, e.g., identifying pulse trains from a given transmitter (on the basis of pulse modulation, carrier frequency, direction, and so on). This associative process can be materially facilitated by special content-addressable memory circuits (such as the INTEL 3104, High-Speed 16-bit Content-Addressable Memory), but far more powerful circuits of this type are needed in addition to various other forms of self-organizing memory systems (see below).

Secure communications and signal intercept and analysis build on the same technology, and the progression of this technology fuels a ceaseless struggle to develop more effective low probability of intercept (LPI) transmitters—through the use of spread spectrum, time diversity, and more secure coding—and, on the other side, signal intercept and analysis equipment to keep pace. In this situation, IC design and production costs and systems support costs are secondary considerations, the primary motivation being performance.

#### E. THE PROGRAMMABLE GENERAL-PURPOSE PROCESSOR

The preceding sections dealt with the effect of microelectronics on systems support cost (the first category) and on unit costs for high-volume usage in the second; the performance and physical characteristics and cost benefits have been estimated for both. There is yet another important avenue to enhanced system performance in relation to cost, namely through the versatility of the general-purpose programmable computer which can perform a large range of functions -- either on a dedicated or time-shared basis -- each of which would otherwise be performed by dedicated special-purpose equipment; functions such as--for example--navigation, fire control, communications, engine and fuel control, aircraft flight control, etc. merits of programmable processors are now undisputed, but the degree to which this possibility has been exploited in military, industrial, commercial, and consumer uses could not easily have been imagined before the introduction of the microprocessor.

In many applications, microprocessors are embedded in systems (aircraft, missiles, etc.), to serve as special-purpose controllers or dedicated processing circuits. In the lower end of the performance spectrum, the commercial circuits are coming into widespread use and are of considerable benefit to military systems. Furthermore, in recent years, the integrated circuit manufacturers have shown a growing interest in high-performance LSI (the AMD-2901 series, Texas Instruments 481, and INTEL 3000 series, the Fairchild 10K ECL series, and more recently, the Fairchild ECL 8, all of which are bit-slice circuits, Ref. 14). Moreover, the capabilities of microprocessors (TI SBP 9900, INTEL 8086, Motorola 96000) have now advanced to the threshold (16-bit words, 5 MHz clock) of high-performance applications.

These two distinct forms of general-purpose processor-the single chip (MOS,  $\rm I^2L$  and CMOS) microprocessor, and the bit slice families of bipolar circuits--derive their characteristics

from their underlying integrated circuit technologies; and the future progress of these circuit technologies will, in turn, affect the growth in capabilities of each of these classes of processor and their relative future importance (see Subsection I, below).

The single-chip microprocessor dominates the commercial market and those military applications for which their throughput is adequate; while the bipolar microprogrammable bit slice families (such as the 2901 TTL and the 10K ECL series) must be used in high-performance applications. The bipolar bit slice processors are capable of three to ten times the throughput rate of microprocessors because of the higher intrinsic speed of the bipolar circuits and their microprogrammability. latter gives the system designer direct access to all the processor's control points and hence the greatest operational flexibility, but the instruction word becomes correspondingly longer (often 80 to 100 bits as compared to 8 in the microprocessor), and the overall programming cost per instruction is correspondingly greater. However, blocks of microcode (software "macros") have been developed which find repeated applications, and computer-aided programming systems exist.

Over the foreseeable future, the growing use of both of these forms of programmable processors in military systems seems desirable if not inevitable from the following considerations:

- (1) In general, the programmable processor components (ALU, sequencers, MPY, ROM, etc.) have kept well abreast of current technology, and their speed, word size, physical characteristics, etc., can be further extended and improved as circuit technology permits;
- (2) Advanced forms of programmable processors with richer repertoires of instructions (see Section III D) would be capable of taking over most of

- the functions now performed by special IC assemblies (Refs. 15, 16);
- (3) The computational power of both the microprocessor and the microprogrammable bit slices could be substantially enhanced by the development of a larger set of hardware macros;
- (4) The body of extant software and the teams of development engineers skilled in the use of these circuits represent a substantial asset of the military electronics industry;
- (5) These circuits would be available to all military equipment suppliers.

Progress in lithography and other aspects of chip design and manufacturing will provide the means for producing chips at the 100,000 gate level of complexity operating at 100 MHz or faster. This opens up an exciting prospect of very high throughput rates. The chip architectural features of programmable general-purpose processors which might fully exploit this capability have been energetically discussed and debated, but all proposed approaches are notable for the use of several layers of pipelining and concurrent operation which would necessitate the development of entirely new software systems. Although the physical characteristics of the processor elements and hardware macros might be improved without altering chip architecture or software, substantial increase in speed cannot be achieved without also decreasing the interchip signal delay, either by lowering the voltage swings at the board level or by using transmission-line techniques.

## F. "WHO CAN SAY WHAT IS POSSIBLE?" - Kepler

New technology creates its own applications and very likely future advances in microelectronics will find important military

applications which are not now foreseen. Microelectronics technology plays a central role in a process regarded by some as one of the principal developments in man's cultural evolution, a process remarkably foretold by Norbert Wiener (Ref. 17), which is really nothing less than the externalization of human intelligence, and "VLSI is the key to ... machine intelligence" (Ref. 18). The eventual consequences of this process with respect to the instruments and practices of war cannot be underestimated with impunity. Already, integrated circuit assemblies figure prominently in the effective application of military force—in the location and identification of an enemy's military resources, weapon delivery, damage assessment, and reporting.

## G. COMMONALITY AND THE MILITARY'S PECULIAR NEEDS FOR ICS

The guiding star of the IC industry has been high production volume (due, in part, to the critical effect of process control on yield), and one factor which determines the total demand for a circuit is commonality--the number of different applications for which it is suitable. The economic importance of commonality actually begins with circuit design and development and, for the military at least, extends into life-cycle logistics and operational support costs where it affects parts count, special test equipment, personnel training, and hence logistics and operational support failure rates. Searching out the possible basis of commonality in military IC applications is a difficult task (for which the IC manufacturer usually lacks the necessary background). For example, the Standard Avionics Modules (SAM) and MFBARS efforts by the Air Force Avionics Laboratory address the design of a common processor or modem set for GPS, JTIDS, TACAN, possibly narrow band HF, VHF, UHF systems (Ref. 16), air traffic control, navigation, and instrument landing systems (GLIDESLOPE, VOR/ILS, ADF, transponder, etc.). Other studies address the design of a general-purpose avionics signal processor (Ref. 19) and advanced processors for a variety of satellite applications (Ref. 13).

Military signal processing makes special and extreme demands beyond those of any other known application and the overriding importance of commonality points steadfastly in the direction of programmable signal processing (Ref. 20, pp. 41, 44). Such equipment already exists (the Advanced Signal Processor, for example), embodied mostly in MSICs, and several programs are under way to develop military equipment using LSI technology (the improved spectrum analyzer for the BQQ-5), and advanced circuitry (MVP), and to study the architectural features suitable for future systems (AOSP).

The microprocessor is a triumph of commonality, but for the high-performance applications which require bipolar technologies that (until now) precluded integration above a few hundred gates, nothing comparable has emerged; instead, a family of special-purpose bit slices (ALUs, sequencers), various gate arrays, and field programmable gate arrays (FPLA) are available. As yet, commonality in the high-performance technologies has eluded us.\*

The gate-array (or, generically, the master-slice) circuits consist of fixed patterns (arrays) of logic gates on a substrate, a standard circuit except for the final layer or two of customized interconnections. To be sure, the circuit density falls short of the comparable customized circuit (often by one half), but the cost and schedule are smaller by a factor of ten (typically) and software tools (including "macros") facilitate the translation of logic designs to interconnect patterns.

However, the master-slice resources generally cannot be utilized fully and when larger gate arrays (1000 or more logic gates) are attempted, several layers of interconnects are needed and the available number of I/O pins may become restrictive.

<sup>\*&</sup>quot;LSI ... is slow to penetrate random logic. How will LSI handle its major challenge: customize chips for logic applications?" (Ref. 22.)

For these reasons, a study had previously been undertaken (Ref. 21) to find a circuit configuration which could be programmed (either by loading program registers with the proper bit sequences, or by blowing fuse links) to emulate arbitrary digital functions. That study led to several conceptual designs, designated as General Logic Circuits.

The general logic circuit contains more powerful programmable logic elements (embodying canonical functions of five or six variables) and a fixed interconnect pattern with programmable cuts and ties. The use of such logic elements in place of simple gates eliminates (typically) two-thirds of the interconnections that would be required by an equivalent gate array, thus extending the level of integration that could be reached before the use of multiple layers of interconnects becomes imperative. It has been observed that chip design costs increase very rapidly with chip complexity (Refs. 9, 6) and because of this, and the interconnection problem at the VLSI level, a breakthrough in chip design methodology or architecture is needed.

#### H. UNCOMMONALITY

Major investments have been made by several corporations in facilities whose purpose is diametrically opposed to commonality; namely, that of minimizing the cost and schedule for designing and producing small quantities of special-purpose circuits.

Conceivably, advances in computer-aided design (CAD) and production technology (software-driven, direct-write, E-beam lithography) could eventually make it possible to design and produce new VLSICs in a matter of hours at small incremental cost (smaller, say, than the cost of developing a printed circuit board for an equivalent MSI assembly), in which case the cost and schedule objections to custom VLSI would disappear and the

out-year problems of logistics and operational support may prove to be no worse than those for the equivalent board assemblies. For military purposes, however, the widespread use of custom circuitry implies large outlays not only for capital equipment but also for qualification, documentation, logistics, and operational support, and it is doubtful that military requirements—in their totality—could support even one such facility, which raises the question of who would own and operate it and how could it be made available to the numerous suppliers of military equipment.

A choice, by decree, between the pursuit of the greatest commonality or low-cost custom technology for military applications is not likely to be forthcoming. More likely than not, these two developments will continue their diverse ways until the weight of experience rules out one or the other. For signal-processing applications in which multiple layers of pipelining impose no throughput penalty, progress would seem to be on the side of commonality; for when circuit integration reaches the level that substantial memory can reside on the same chip with the processor, prefetching and other complicated timing operations can be eliminated without incurring speed penalties, thus reducing the relative performance advantage of the custom circuit.

The author is of the opinion, based on institutional as much as financial and technical considerations, that the pursuit of commonality is the better course for the Department of Defense.

## I. SIMPLE, FAST, AND HOT; OR BIG, SLOW, AND COOL?

Today a remarkable variety of integrated circuit techniques occupy their own competitive niches: the VLSI technologies are NMOS and I<sup>2</sup>L which operate--with today's design rules-- at 5 MHz to 10 MHz, usually dissipating a fraction of a watt per chip,

while the fastest circuits (ECL and other forms of current switching logic) with only a few hundred gates dissipate ten times that power--and board designers contemplate methods of cooling which might eventually permit 10 or 20 W dissipation per chip for higher speeds. CMOS achieves intermediate circuit densities and speeds, but with lower relative power consumption.

The economic survival of these classes of circuits sideby-side seems less surprising when it is observed that their throughput capacities (with comparable design rules) are remarkably similar. The lower design cost of the simpler high speed circuit is offset by the higher production cost per function and the board and chip costs involved in cooling. Will future advances in integrated circuit technology upset this balance in favor of one or the other?

The answer to this question is by no means obvious. The design cost per function seems to follow the salaries of the IC design teams (Ref. 7) independent of the level of integration. Unless this trend were to be reversed by the development of new design automation tools, the VLSI approach would continue to be economically viable for the IC manufacturer only if the market could absorb the proportionately higher design costs. It is not clear what form the 100,000 gate circuit might take whose commonality of purpose would create a market that would justify such an investment (Refs. 7, 23).

The military applications, in themselves, are an unlikely source of demand from the viewpoint of the IC manufacturer. (Military systems buyers are unable to justify the purchase of custom circuits at the LSI level, and the cost, schedule, and risk rise at least in proportion to the level of circuit integration.) The economic justification for VLSI aside, there remain problems related to speed and, hence, throughput. The potential speed of circuitry increases with reductions in feature size (see Section III, below), but the interchip delays in themselves limit circuit speed to 50 MHz or so unless lower

voltage levels (< 5 V) are adopted and noise margins proportionately lowered or transmission line techniques are employed.\* The final practical road blocks to the use of VLSI are pin out and interconnects. The requirements for ever larger numbers of pins, voltage matching stages, line drivers at higher levels of integration, promise to recede only when entire systems can be embodied on a single chip. As for on-chip interconnections, empirical evidence indicates that multiple levels of metallization are necessary in the VLSI region--possibly four levels at 100,000 gates--implying a serious loss of yield with today's production technology.

The computer industry examines the available alternatives and elects to use the faster, simpler, current switching circuits--accepts their higher cost per function and the onerous board design problems in the bargain (Ref. 24). One consideration favoring this choice is the adaptability of the current switching transistors to the gate array (master slice) approaches, because of its near indifference to interconnect loading.

Economics and technology favor the higher speed, simpler circuits, except in the consumer market--where unit cost becomes a dominant consideration--and in military environments where the limited temperature range of these circuits may be unacceptable. In those military systems where weight and volume become paramount, the big, slow, and cool VLSI approach may be economically preferable, but there will be an interval--possibly a long one--during which the more advanced bipolar circuits will play a growing role in high-performance military applications, particularly with the availability of high-speed, special-hardware macros. The duration of this interval will

<sup>\*</sup>The use of networks of transistors operating in series to embody logic function of several variables brilliantly avoids this problem.

depend, in part, upon the obduracy of a host of technical obstacles which stand in the way of VLSI, beginning with the silicon ingot (100  $\Omega$ -cm resistivities, 500  $\mu$ sec minority carrier lifetime), and the need for an optically flat surface, defect gettering mechanisms, etc., extending into lithography (nondestructive, automatically aligned), fabrication (dielectric and resist imperfections, multilevel interconnections, dopant control, metal-to-semiconductor contacts which chemically misbehave when scaled to micron dimensions), etc. (Ref. 18). Finally, packing, chip design, testing, and fault (or failure) tolerance all grow in difficulty with chip complexity.

## J. THE MARGINAL RETURN ON INVESTMENT

The justifiable level of investment in integrated circuit technology depends on the potential for cost avoidance or the potential value of performance improvements and must take account of resource limitations (such as competent IC design teams, Ref. 20, p. 85) which have no immediate monetary equivalent.

The study of resource allocation limitations does not fall within the scope of this program and the comparative value of the performance improvements (e.g., extending the detection range of a SONAR array in an attack submarine) must be decided at the highest levels of DoD management. But the potential for cost avoidance within given performance demands is subject to approximate quantification and is manifestly finite (limited to the total marginal cost of all current systems which is attributable to the integrated circuit assemblies). On the other hand, there is no finite capital investment which could totally eliminate these costs. Therefore, the marginal return on capital expenditures for IC technology becomes zero at some level of performance\* (once a system has been reduced to a

<sup>\*</sup>This is shown schematically in Fig. 1.




FIGURE 1. Schematic representation of return on investment in IC technology


single chip, little can be gained from further reduction in circuit size). An analysis of the total lifetime costs of the F-18 attributable to its integrated circuit assemblies shows that the greatest return in investment (in more compact circuits) occurs at the level of 300 to 500 gates per IC, provided the system's functions are not altered (Ref. 4). This supports the conclusion reached in Ref. 3 concerning military systems generally. The economic justifications for VLSI must be sought in more advanced systems than those currently deployed (such as the Assault Breaker type of system), in elevated performance goals, or in circuits with a broader commonality than a single military system (permitting wider distribution of IC development costs).

ř.

Although the total potential for cost avoidance, taking into account possible commonality over many systems, might be estimated for systems now in engineering development or production, this is clearly impossible for future military systems

developments which will feel the full economic impact of the VHSI program. Nevertheless, the relationship between total circuit demand and the level of circuit integration is clarified by Fig. 2, which shows the (approximate) total number of gates (in several military assemblies and systems) and their average clock speed. On the same figure, the estimated NMOS performance is shown for a range of design rules. From this it can be seen at what design rules the various systems could be integrated into a single chip. Of the data processing subassemblies shown on this graph, all but the BQQ-5 could be reduced to a single chip using about 2  $\mu m$  design rules; but in all cases the systems must be redesigned to operate at much higher on-chip clock speeds in order to achieve the computed throughput.

Unfortunately, the initial investment in manufacturing technology required to achieve these various design rules is hardly capable of even crude estimation at this time; nevertheless, an investment of \$100 million to \$200 million by the DoD in IC circuit development and advanced technology seems well justified by the potential for cost avoidance and performance improvements. The estimated potential for cost avoidance exceeds 100 to 1 over the next 10 to 20 years (Ref. 3). The eventual value of the enhancement in military systems performance is inestimable, since the most extreme IC performance requirements (0.5  $\mu$ m to 1.5  $\mu$ m feature sizes) occur in applications whose operational capabilities are not yet fully understood.



....

į.

FIGURE 2. Speed, maximum level of circuit integration for NMOS relative to minimum feature size for fixed total power dissipation (300 MW)

# III. MILITARY SYSTEM REQUIREMENTS FOR HIGH THROUGHPUT PROCESSORS

In this section, several categories of military signaland data-processing equipments are discussed, including sonar, radar, ELINT, GPS, JTIDS, and speech abstraction. In some cases, computational rates are given directly in terms of the system performance goals, which show the necessity for very high throughput processors even when the most powerful algorithms are used. In each case, the usefulness of special circuitry is discussed.

Since the fast Fourier transform (FFT) figures prominently in several of these applications, formulas for memory access rates and computational rates of the FFT will be reviewed. In the radix 2 FFT, N complex additions and  $\frac{1}{2}$ N complex multiplications are performed at each of the  $\log_2$ N stages of the FFT, but each complex multiplication involves two real additions and four real multiplications, although in some cases the multiplier will be  $\pm$  j or  $\pm$  l. (Multiplication by  $\pm$  j amounts to a relabeling of the multiplicand.) Thus, something less than  $3N\log_2$ N real additions and  $2N\log_2$ N real multiplications are performed. The computational rate  $\dot{c}$  is proportional to  $N\log_2$ N and inversely proportional to the time period available for completing the FFT.

These computational rates may be equated to throughput capacity (T) by a relation between multiplier gate count (G) and word size (B), such as  $G \approx 25B^2$  (Ref. 25) from which

 $T \approx 25B^2 \dot{c}$  g.c./sec.

The gate count for addition is much smaller,  $G \approx 18B$  (Ref. 26).

With respect to the number of transfers of data from memory to working registers, if the processor contains 2R (R complex numbers) registers, from which operands can be drawn, then the first  $\log_2 R$  stages of the FFT can be executed without intervening transfers between memory and the working registers. The simplest procedure is to reload the working registers from memory and repeat the process N/R times before the stages beyond the  $\log_2 R$  stage are started. For the remaining  $\log_2 N - \log_2 R$  stages, data transfers are necessary at every stage and for all the N/R groups of data. Thus, the total number of transfers between memory and the working registers is:

$$F = \frac{N}{R} \left[ 1 + \log_2 \left( \frac{N}{R} \right) \right].$$

Prior to the introduction of single-chip, high-speed multipliers, multiplications were so dominant a consideration in signal processor applications that the entire system was often characterized by its multiplication rate, but this is no longer the case; rather, memory access time is often a limiting factorat least in the execution of the FFT. When circuit integration reaches the level that the cache for storing the entire block of data can reside on the same chip with the processor (Ref. 15), the potential for an improvement in power and reliability exists with the elimination of pre-fetch operations. This can occur in the 1½ µm region with 30K or so equivalent gates and 100K bits of memory on the chip.

The following are some of the more concise and interesting results given in this section for the uses of the FFT.

For sonar, the rate of multiplications and additions

$$\dot{C} = \frac{2W\Omega}{R} \left(\log_2 \frac{\Omega}{R} + \log_2 \frac{W}{\Lambda f}\right)$$

where W is the total bandwidth and  $\Omega$  the total angular sector being monitored, of the spectral resolution,  $\beta$  the angular resolution. The total amount of data involved in each FFT

$$M = 2 \frac{W}{\delta f} \cdot \frac{\Omega}{\beta} B$$

when B is the word size.

For synthetic aperture radar

$$\dot{c} = \frac{2\Delta RV}{\rho^2} \log_2 \left(\frac{\beta R}{\rho}\right) ,$$

and

$$M = 2\beta \frac{R\Delta R}{\rho^2} B ;$$

where V is aircraft velocity, R the standoff range,  $\rho$  the resolution (both transverse and radial),  $\beta$  the beamwidth of the physical aperture and  $\Delta R$  the swath width being covered.

For spectral analysis

$$\dot{c} = 2W \log_2 \left(\frac{W}{\delta f}\right)$$

and

$$M = 2 \frac{W}{\delta f} B$$

where W is total bandwidth, of the frequency resolution.

## A. SUBMARINE SONAR SYSTEMS

Although only a relatively narrow band of frequencies is useful in submarine sonar systems (owing to the progressive attenuation of acoustic waves in water with ascending frequency), the large number of resolvable beams and frequency channels combine to create a considerable signal processing requirement. The use of large arrays to form an approximately equal number of proportionately smaller beams, augments the detectability of acoustic sources against the natural ambiance and, furthermore, improves their detectability against surface traffic—disproportionately—when the angular resolution reaches the point that individual beams find clear channels between surface ships. Very fine spectral resolution of (0.05 Hz or smaller) facilitates target classification (if not identification) on the basis of the propeller and crankshaft rotations, speed of auxiliary motors, and so on.

The powerful FFT algorithms are applicable to beam forming and spectral analysis in tandem [spectral analysis rather than time delay and addition produces beams only to the extent that the narrow band approximation holds (Ref. 27), hence the necessity of tandem FFTs--one temporal and one spatial--over the elements of the array].

Neglecting certain fine points, the number of operations per second (real multiplications and additions) involved in monitoring a total bandwidth W with spectral resolution  $\delta f$  and an array of beams of size  $\beta$  (steradians) covering a sector of total size  $\Omega$  is given by\*:

$$\dot{c} = 2 \frac{W\Omega}{\beta} (\log_2 \frac{\Omega}{\beta} + \log_2 \frac{W}{\delta f}) .$$

<sup>\*</sup>Ref. 28. However, the computational rate is expressed differently.

Suppose, for example, W = 1.5 kHz,  $\delta f = 0.5$  Hz,  $\Omega = 1$  sr,  $\beta = 0.002$  sr, B = 1; then  $\dot{C} = 3.6 \times 10^7$  and M = 3 x  $10^7$  bits.

The FFT processes blocks of data (in these examples, 20,000 words) and requires considerable numbers of transfers between the processor and the memory section where the data is stored (this data is transformed as the FFT unfolds). An embodiment, at the MSI level, of a programmable processor with this capability would exceed the acceptable limitations on space (if not power and reliability). Even with the best components commercially available today, a processor with only about one fifth this capability might reasonably be mounted in a submarine, with the operational consequence of lower search rate (sequentially forming the beams), lower spectral resolution, or both.

Several advanced experimental passive acoustic systems go well beyond the submarine systems in performance, such as 1/20 Hz resolution over a 2-kHz band and 1500 beams.

Other signal processing operations used in submarine acoustic array processing include passive ranging and signature recognition. For the latter function, large files of target signatures are maintained.

Of the suggested hardware macros, the FFT butterfly associative memory elements, and programmable function calculator appear to be particularly applicable to passive acoustic array processing.

# B. SYNTHETIC APERTURE RADAR (SAR)

## 1. Tactical Uses of SAR

Several types of sensors are being investigated for use in autonomous, stand-off airborne tactical aircraft systems for attacking vehicles and other mobile ground equipment, but the synthetic aperture radar having a resolution of a foot or so is

at the most advanced stage of development. However, its ability to detect and classify military vehicles in all environments is not yet fully established.

# 2. Spectral Analysis of Radar Returns

In synthetic aperture radar processing, spectral analysis is used to segregate ground returns on the basis of their doppler shift; all returns which fall within a doppler band represent scatterers lying within two hyperbolic sectors along the ground. The finer the spectral resolution, the closer the corresponding hyperbolas (actually intersections of hyperbaloids with the earth's surface).

Our purpose here is to relate the SAR data-processing rate (i.e., number of arithmetic operations per second) to performance (resolution and swath width).

The synthetic aperture may be formed by first removing the frequency deviation of each sequence of returns from a given ground sector and then performing spectral analysis\*. The frequency deviation rate corresponds to the changing range of a fixed target

$$R = \sqrt{R_0^2 + V^2 t^2}$$

(t = 0, being the time of closest approach)

$$R \sim R_0 + \frac{1}{2} \frac{V^2 t^2}{R_0}$$

<sup>\*</sup>This is not to be confused with frequency deviation used in linear FM pulses, as in the polar transformation techniques used for spotlight SAR. With the latter methods, the FM deviation of the local oscillator corresponds to the pulse modulation and is repeated with each sweep.

the corresponding echo delay

$$\tau = \tau_o + \frac{v^2 t^2}{cR_o}$$

and doppler frequency deviation rate

$$\dot{f}_d = \frac{2V^2}{\lambda R}$$

( $\tau_{o}$  is the pulse echo delay at closest approach, c the velocity of light).

This frequency deviation is removed by a frequency modulated local oscillator, leaving fixed doppler shifts of target echoes from across the beam (of the physical aperture). The frequency sweep extends over as many pulse returns as are used to form the synthetic aperture. The frequency sweep is then repeated for the next sector.

In terms of the beam width  $\boldsymbol{\beta}$  of the physical aperture, the maximum interval between samples

$$\tau_{\rm m} = \frac{\lambda}{2V\beta}$$
.

If the pulse intervals are longer than  $\tau_m$ , there would be doppler ambiguities within the main lobe. Actually, most radars operate at shorter pulse intervals (they oversample), and the redundant pulses are combined by interpolation before being applied to the SAR processor. The suggested interpolator macro would be useful for this purpose.

The total interval T needed to form a synthetic aperture of transverse resolution  $\rho$  and range R,

$$T = \frac{\lambda R}{2 \rho V}$$

(the length of the aperture L = VT, whence the angular resolution  $\phi = \frac{\lambda}{2L}$  and  $\rho = \phi R$ ), and the minimum number of returns (M) needed to form the aperture is given by

$$M = \frac{T}{\tau_m} = \frac{\beta R}{\rho} .$$

Spectral analysis of the M returns from each range cell produces M spectral components—harmonics of the fundamental 1/T—each being the return from a segment of transverse dimension z. But Mp =  $\beta R$  (i.e., the entire arc across the antenna) so that the M spectral terms which can be produced from the M (prefiltered) samples by an FFT represent one resolvable arc over the entire beam.

In striving for finer resolution (smaller  $\rho$ ), the processing interval T will eventually reach the point that the range of the target relative to the radar will change by more than the range resolution  $\delta R$  and beyond this point the target returns are not properly combined, the calculated resolution not achieved. The maximum number of independent sweeps  $M_1$  which can be combined without the deleterious effects of "range walk" is \_'ven by the condition

$$VM_1\tau_m \frac{\beta}{2} \le \frac{\delta R}{2}$$

(since  $VM_1\tau_m$  is the distance over which the radar has traveled,  $VM_1\tau_m \frac{\beta}{2}$  is the relative range increment for a target at the edge of the beam--where the effect is greatest), but  $V\tau_m\beta=\frac{\lambda}{2}$ , hence

$$M_1 \leq \frac{2\delta R}{\lambda}$$
.

An  $\mathrm{M}_1$  point FFT forms  $\mathrm{M}_1$  sub-apertures, each focused on a different segment of the physical aperture. To achieve higher resolution, the process is repeated  $\mathrm{M}_2$  times and all of the results stored for "range walk" (or "wavefront curvature") compensation prior to final spectral analysis, in which the  $\mathrm{M}_1\mathrm{M}_2$  returns are processed, creating a synthetic aperture of length  $\mathrm{M}_1\mathrm{M}_2\mathrm{V}_{\mathrm{m}}$  with transverse (cross range) resolution

$$\rho = \frac{\lambda R}{M_1 M_2 V \tau_m} = \frac{R\beta}{M_1 M_2}$$

in other words

$$M_2 = \frac{1}{M_1} \frac{R\beta}{\rho}$$
.

The total processing then consists of an  $\mathrm{M}_1$  point spectral analysis performed  $\mathrm{M}_2$  times, with the results collected and stored. Then each group of  $\mathrm{M}_2$  returns which correspond to a given ground sector (as it passes through  $\mathrm{M}_2$  successive sector positions) are range walk compensated--merely by selecting the proper group from memory (somewhat analogous to the cornerturning concept but less extreme). Spectral analysis of each of  $\mathrm{M}_1$  groups of  $\mathrm{M}_2$  data completes the process. The number of arithmetic steps in forming the  $\mathrm{M}_1$  subarrays  $\mathrm{M}_2$  times is proportional to  $\mathrm{M}_2\mathrm{M}_1\log_2\mathrm{M}_1$  and to  $\mathrm{M}_1\mathrm{M}_2\log_2\mathrm{M}_2$  for processing the  $\mathrm{M}_1$  groups of  $\mathrm{M}_2$  points, for a total of  $(\mathrm{M}_1\mathrm{M}_2)$   $\log_2(\mathrm{M}_1\mathrm{M}_2)$ ; the total complexity is that of an  $\mathrm{M}_1\mathrm{M}_2$  point transform. To process a range swath  $\Delta R$  with range resolution  $\delta R$ , these calculations are performed  $\frac{\Delta R}{\delta R}$  times; generally  $\rho$  is made equal to  $\delta R$ .

The returns at range R from over the entire beam are processed by these arithmetic operations. If during this period the radar had moved through less than one beam width (at the range R) then an interval would remain, before the next batch

of computations would have to commence, which could be used to complete the computations. On the other hand, if the radar had moved more than R\$\beta\$, the computations would have to be completed faster to avoid overlap. The factor by which the computation rate must be adjusted from this effect is  $\frac{VT}{RB} = \frac{\lambda}{2\rho B}$ . Since the interval which elapses in the gathering of a batch of data is  $M_1 M_2 \tau_m = \frac{\lambda R}{V \rho}$ , the net average computational rate addition and multiplication

$$\dot{C}_1 = 4 \frac{\Delta R}{\rho} \cdot \frac{\lambda}{\rho \beta} \cdot \frac{1}{\tau_m} \log (M_1 M_2) = 2 \frac{\Delta RV}{\rho^2} \log_2 (\frac{\beta R}{\rho}) .$$

Similarly,

$$M = \frac{\beta R \Delta R}{\rho^2} B .$$

An ingenious technique—the polar format—has been developed for wave—front—curvature compensation (Ref. 4). An optical technique in its original form, it has been rather literally transcribed into electronic processing. The polar algorithm makes essential use of linear FM pulse modulation which partially obscures a direct comparison with the method already treated. The received echoes are mixed against a local oscillator whose frequency deviation rate matches the FM of the pulse so that an isolated pulse echo appears as a CW burst whose frequency is proportional to target range (pulse echo delay). The range resolution depends on the pulse duration.

This concept (one that goes back at least to the early 1950's--known then as ORDIR) has merit in its own right for providing disproportionately high range resolution in relation to the processing bandwidth, but also turns out to be uniquely suited to optical processing. In fact, if the successive sweeps are photographed on a circular plate while it is rotated at the proper rate, the range-curvature-corrected imaging is

subsequently accomplished by a single spherical lens! In its optical form, the polar format algorithm could hardly be simpler, but this is not true of its electronic equivalent.

Following the mixing of the return against the linearly deviated oscillator, a two-dimensional (N<sub>1</sub> x N<sub>2</sub>) FFT is performed--N<sub>1</sub> =  $\frac{\Delta R}{\delta R}$  in range and N<sub>2</sub> =  $\frac{\beta R}{\rho}$  in azimuth--involving a number of computations proportional to N<sub>1</sub>N<sub>2</sub>log(N<sub>1</sub>N<sub>2</sub>) and (following the same development used previously)

$$\dot{c}_2 = 2 \frac{V \Delta R}{\rho^2} \log_2 \left( \frac{\beta R}{\rho} \cdot \frac{\Delta R}{\rho} \right)$$
,

which is greater than the previous result by the factor

$$\left[1 + \frac{\log(\frac{\Delta R}{\rho})}{\log(\frac{\beta R}{\rho})}\right] ,$$

which would normally about equal 2. However, the first FFT, in range of the polar format process, might be "written off" against pulse compression. The practical differences between these two methods of SAR processing reside chiefly in the procedures for storing and retrieving data from memory. Numerically, if

$$\rho = 0.5 \text{ m}$$
 $\delta R = Z$ 
 $\Delta R = 10^{4} \text{ m}$ 
 $\beta = 3 \times 10^{-2}$ 
 $V = 100 \text{ m/sec}$ 
 $R = 10^{5} \text{ m}$ 
 $\mathring{C}_{1} = 10^{8}/\text{sec}$ 

then

$$c_2 = 1.6 \times 10^8 / \text{sec}$$
.

These computational rates somewhat exceed those for the passive acoustic  $\epsilon$ rray processor.

The corresponding throughput rates for 12-bit processor,

$$T_1 = 7.2 \times 10^{11} \text{ g.c./sec}$$

$$T_2 = 1.44 \times 10^{12} \text{ g.c./sec}$$

while the

į.

$$M = 1.44 \times 10^9$$
 bit!

# 3. Polar to Rectangular Transformation

The spectral analysis of radar ground echoes segregate returns from radial sectors (strictly speaking, hyperbolic), with their origin at the projected radar position. In strip mapping, the data must be reformatted into rectangular coordinates, a process which involves interpolation. In a general-purpose computer the memory transfers and arithmetic operations involved in this process often consume more time than the FFTs themselves. Special computer architectures for image processing have been proposed which virtually eliminate the memory transfers by the use of shift register configurations which present the needed data to the ALU in every cycle. These devices are characterized by specially organized data storage (the serpentine shift register string with multiple output points) (Refs. 17, 29, 30, 31).

## C. ELINT PROCESSORS

ELINT receivers identify emitters by their transmission spectrum (bandwidth and center frequency), type of modulation, pulse length and pulse frequency (of radars), etc.

The observation of spectral characteristics requires spectral analysis and is most efficiently performed by the FFT algorithm. The total bandwidth W analyzed by an N point FFT with spectral resolution  $\delta f = \frac{1}{2T}$  (T being the total sample period) is simply

$$W = \frac{N}{2T} = N\delta f .$$

If the bandwidth W is to be monitored continuously, the N point FFT must be completed in the interval T, implying a computational rate

$$C \propto 4W \log_2 \left(\frac{W}{\delta f}\right)$$
.

Thus, to monitor a total band of 20 MHz with a spectral resolution of 1 kHz demands C  $\propto$  2.8 x 10  $^8$  operations per second, which is greater than the previously calculated rate for either passive sonar or SAR. Clearly, wideband spectral analysis requires extreme processing rates, and the complexity of this portion of ELINT equipment severely constrains the current system performance. As faster circuitry becomes available, the system's capabilities will tend to expand. Spectral analysis is appropriate for measuring the characteristics of complex (large TW product) radar pulse and communications waveforms, but-somewhat paradoxically-is awkward for observing the durations and center band frequency of simple (rectangular) pulses, for which purpose sequency filtering (Ref. 32)--the discrete Walsh-Hadamard transform--is more suitable. The computation of Walsh-Hadamard transforms involves the operation

 $\Sigma(A_i \oplus B_i)$ , i.e., taking the numerical sum of XOR terms. It is one of the recommendations of this study that this operation be included as a machine instruction in any general-purpose processor developed under government contract.

The enormous flux of emanations to which an airborne ELINT receiver is exposed would saturate signal processing capacity (or force the operator to curtail the bandwidth being covered) unless a high-speed associative processor (for recognizing strings of pulses belonging to a common emitter) were available. The associative element includes a content-addressable memory which is addressed by the identifier word and generates a bit sequence indicating whether the identifier matches one or more words already in memory. In more flexible associative memory circuits, any subset of the identifier word can be masked and the circuit responds by giving all of the different words already in memory which match the unmasked portion of the identifier. The number of parameters used to characterize modulation and the precision with which they are measured determines the size of the input "identifier" word. For example, center band frequency, pulse width, interpulse period, and possibly angular direction data characterize a simple radar transmission, and if these were specified with P-bit precision, the identifier word would consist of 4P or 5P bits (depending on whether one or both angular coordinates of the emitter are measured). The total memory size must equal the total number of emitters.

An aircraft exposed to the emanations of several hundred radars each with average pulse repetition frequencies of 300 per second (say) would receive on the order of  $10^5$  rulses per second, an average of one every 10 µsec. The actual spacing between pulses will be effectively random and in some cases will be much shorter than the average, but the speed requirement for the content addressable memory can be alleviated considerably by introducing a buffer which, during short intervals

of dense signal arrivals, stacks identification words until the associative memory element can process them. By comparison, a commercially available bipolar content-addressable memory circuit (the INTEL 3104) introduces a maximum delay of only 30 nsec, although the circuit stores only 16 bits ( $4 \times 4$ ). The ELINT applications call for more dense circuitry rather than higher speed and thus appear suitable for NMOS.

#### D. COMMUNICATIONS

PN coding sequences are widely used in communications (such as JTIDS) and navigation (GPS) systems, for protection from spoofer repeaters, and to obtain greater processing gain for lower jammer vulnerability or lower probability of intercept. In its simplest form, a sequence generator produces a code sequence  $C_i$  synchronously with the message bit sequence  $B_i$  and the product sequence  $T_i = C_i \oplus B_i$  is transmitted\*. Code stripping (removal of the code sequences and recovery of the message bits) is effected at the receiver by the synchronous application of the same coding sequence,  $C_i \oplus T_i = C_i \oplus C_i \oplus B_i = B_i$ . In some cases very long (several days at 10 Mb/s) coding sequences are produced and new generating parameters are applied for each complete sequence (Ref. 33). The code generator may consist of several tens of thousands of equivalent logic gates of circuitry (largely in the form of registers) (Ref. 16).

In practice, PN sequences are also used to expand the transmitted data rate relative to the message bit rate for processing gain against natural or malicious noise sources by running the code sequence at a higher rate, so that each message

 $<sup>^{\</sup>circ}\theta$  signifies the exclusive OR characterized by  $1\theta0$  =  $0\theta1$  = 1,  $1\theta1$  =  $0\theta0$  = 0, hence C  $\theta$  C  $\theta$  B = (C  $\theta$  C)  $\theta$  B = 0  $\theta$  B = B.

bit is applied to a long sequence of code bits; the processing gain being just the number M of code bits applied to each message bit. The noise power may then force numerous bit reversals while the majority of the output bits, for any given message bit, remains correct. This is, in fact, the proper use of the redundant bits--computing the plurality (excess of 1s over 0s or vice versa); viz., taking the numerical sum  $\left[\Sigma(C_1\oplus B)\right]$  for each message bit B. This operation could well be i provided for in a general-purpose processor with useful data rates. For example, a 16 bit, 5 MHz processor with this instruction could keep pace with an 80 Mb/s message stream. This operation was discussed earlier in connection with the Walsh transform.

Greater processing gain for a given message source can be obtained by increasing the code sequence rate and hence the signal bandwidth, but this implies proportionately more precise synchronization between the receiver and transmitter sequence generators, which becomes infeasible in practice. In mobile equipment where the propagation delay is uncertain, open loop clock synchronization is not even a theoretical possibility. For these reasons, receivers are designed either with matched filter embodiments of the code stripper—which function asynchronously—or with some means of automatic acquisition.

The matched filter combines the code stripping and the summation operations and, in effect, tries all positions of the decoding sequences relative to the transmitted sequences and produces its maximum output at registration. The matched filter embodiment might be in the form of a surface acoustic wave device (SAW), a CCD circuit, or an LSI (or VLSI) digital circuit (Ref. 34). Generally, the matched filter embodiment would be considerably more complex than the synchronous (correlation) decoder were it not for the synchronization problem, since the relative complexity of the correlation decoder depends on the

uncertainty in propagation time delay or clock synchronization (between transmitter and receiver). If, for example, the code bit rate  $(\dot{B})$  were 10 MHz and the time delay uncertainty (D) were 10 µsec (a two-mile position uncertainty), then the correlation between the reference clock and the received signal would have to be computed for 100 different relative phases—either simultaneously or sequentially. If M were  $D\dot{B}=100$  or less, then the correlation decoder embodiment degenerates to the matched filter, but if M greatly exceeded  $D\dot{B}$ , the correlator would be potentially simpler.

Code application requires more complicated processing for those applications (such as GPS) in which the transmitter and receiver are in relative motion, where the resulting doppler shift of the carrier frequency causes loss of coherence. Special circuits for automatic frequency and phase acquisition accomplish the doppler "wipe-off", but this can only be done as an integral part of code sequence synchronization. The same is true when frequency and time hopping are employed (to further increase processing gain). In general, each degree of freedom in the signal, whether intentional or extraneous, increases the complexity of the acquisition circuitry multiplicatively.

Many LSI circuits have already been developed commercially for communications, such as companding a/d and d/a encoders and decoders for pulse code modulation (PCM) lines, 2 million of which are going into service annually; while microprocessors are being used in packet-switching gear, multiplexer-concentrators, digital voice terminals, and so on. The Army is in the process of procuring an intelligent communications terminal, the AN/UGC-74, which performs message composition and editing, header prompting, printer control, message buffering, etc., under the control of a microprocessor (the INTEL 8080).

## E. VOICE ABSTRACTION

Bandwidth--data rate--compression of speech is an important process in modern and foreseeable future military communication systems. The universal characteristics of speech and the well-defined characteristics of digital communication systems suggest that speech abstraction and the inverse process, speech synthesis, are appropriate applications for large-scale integrated circuits.

If standard speech analyzers and synthesizers for military communications could be defined, the volume of production would almost certainly be large enough to justify the design of custom LSIC chips for this application. Unfortunately, standardized speech processing equipment is not yet available; instead, most such devices are programmable to accommodate a variety of processing algorithms and formats. This programmability reflects the fact that quality of speech reproduced from the widely used narrowest band format, 2.4 kb/s, causes annoying distortions with loss of speaker recognition and there are continuous efforts to improve it, therefore speech processing equipment is usually designed to be flexible enough to accommodate improved algorithms as they become available.\*

Another obstacle to standardization of speech-processing equipment is the variety of communication bandwidths provided by military systems. Tactical communication systems often require narrowband signals. 2400 b/s is commonly used through such links, including HF radio links, VHF, and manpack equipment. On the other hand, high quality wire lines, cable, and satellite links are available for important command and control components of military operations. Often a message must be routed through a tandem combination of several links of different bandwidths.

<sup>\*</sup>The Rate Distortion Coder being a case in point (Ref. 35).

The quality of speech delivered at the end of such a system can be no better than that provided by the narrowest bandwidth link in the system. The quality suffers further if, as is usually the case, wideband signals must be demodulated and decrypted, then compressed in bandwidth and remodulated and reencrypted to pass through the narrow bandwidth segment.

A direct attack on the standardization problem has been undertaken by the Naval Research Laboratory. They have developed a demonstration model of a Multiple Rate Processor (MRP) which can process a speech signal into either a narrowband 2.4 kb/s digital signal, or into a 9.6 kb/s, high-speech-quality digital signal which includes the digitized 2.4 kb/s signal as a subset. When the wideband signal is transmitted through a tandem set of links, if a narrow bandwidth link is encountered, it is possible to strip off the bits required for the wideband signal without demodulating the speech, and to transmit it into the narrowband link at 2.4 kb/s. Upon returning to a wider band link, it is possible to change format back to 9.6 kb/s (although some speech quality has been necessarily lost in the narrowband link) again without demodulation.

Preliminary study by NRL leads them to the conclusion that the MRP could be implemented with ten LSI chips which would include five custom chips to produce the 2.4 kb/s narrowband signal. The remaining chips would be used to process the excitation signal for the 9.6 kb/s format involving a 128-point FFT. The total power consumption is estimated to be less than 6 W.

When development now in progress is completed, the MRP could be used in a very large fraction of speech processing applications. The production volume would be large enough to justify economically the design of custom LSI chips for that equipment.

A number of other speech processors exist or are under development. The software-dependent processors tend to require high-speed circuitry to compensate for the time delay in soft-ware-controlled manipulation (for example, fetching and replacing numbers from and to memory). For example, a speech synthesizer developed by Lincoln Laboratory uses Emitter-coupled Logic (ECL) gate arrays and consumes 60 W. It operates at 4.8 kb/s, and contains eleven ECL gate arrays and 57 other chips, or "logical packages". As another example, Ketron developed a software-controlled processor utilizing 150 standard chips on three circuit boards. Their preferred form utilizes TTL technology and consumes around 40 W. A CMOS version was constructed which operated on 12 W. Both versions require approximately 16,000 gates, more or less, exclusive of 8 memory chips, 4 x 16 kb capacity.

Instead of using a programmable signal processor, it is possible to design a hard-wired "flow-through" processor in which a signal passes from section to section as it is processed. Since several successive computations are performed simultaneously in the several sections, the need for high-speed circuitry is relieved, permitting use of MOS LSI. The NRL MRP is of this type with no programming flexibility, but well adapted to iterative computation using LSIC.

Since standardization of speech processors is highly probable, and since the number of such devices needed by the DoD will be very great, speech analyzers and synthesizers for bandwidth compression and digitization are prime candidates for custom LSIC design and procurement. The benefits would include compactness, reliability, and low power consumption.

The use of VLSI technology would carry further the same benefits. Using the "pipeline" or flow-through processing architecture of the NRL MRP, VLSI would be more appropriate than VHSI, since no requirement for unusually high speed exists with this type of signal processing.

## F. GLOBAL POSITIONING SYSTEM

The GPS (Global Positioning System) is a navigation system in which the user determines his position by processing passive range measurements to each of four separate satellites. The satellites transmit data on their own orbit elements and clock error, as well as transmit a signal which embodies the clock time signal. The user observes this time signal by synchronizing his pseudo-random local code generator to the code transmitted by the satellite, then observing the time difference from his own clock. By making such observations on any set of four of the 24 satellites planned for the system, each of which transmits a distinctive code, the user can compute both his position and local clock error. Accuracy of the order of 10 to 50 m is achievable anywhere on the earth.

The availability of this system, now under development and planned to be operational in the mid-eighties, is eagerly awaited by many potential users, military and civilian.

The user equipment consists of two main parts involving quite different types of components. The first part is a sensitive radio receiver with a small, hemisphere-coverage antenna adapted to receive the L-band signals radiated from the satellites. There are two carrier frequencies,  $L_1$  = 1575.42 MHz and  $L_2$  = 1227.60 MHz. Each carrier is psk-modulated by two signals in phase quadrature, the P-code and the C/A code. The bit-rate of the pseudo-random P-code is 10.23 Mb/s and its repetition period of 7 days makes it nearly impossible to acquire synchronization without the assistance of the lower bit rate C/A code which repeats every millisecond and has a bit-rate of 1.023 Mb/s, one tenth of the P-code. Once synchronized with the C/A code, a 0.50 b/s data stream is received which contains, among other things, information which facilitates handover to the P-code, which because of its higher bit rate permits greater accuracy of range measurement.

The receiver section proper, of the user equipment, ends with the demodulation of the received satellite signal and lock-on of the local code sequence generator to the satellite sequence generator.

The second section of the user equipment for the GPS is the signal processor. The task for this processor is remarkably complex:

- 1. It must read from each satellite contacted its Keplerian orbit elements and clock correction.
- 2. From the orbit elements, it must calculate the true satellite position vs time with accuracy of the order of 1 ft.
- 3. It must measure time difference between satellite received code sequence and the local user clock with accuracy of less than 10 n sec, it must perform this for four satellites. These time differences multiplied by the speed of light determine the "pseudo ranges" to the satellites in a common time frame.
- 4. From the pseudo-ranges of four selected satellites it must calculate user location and clock error.
- 5. Each satellite broadcasts as a part of its 50 b/s signal an almanac which gives the approximate locations of the other 23 satellites. Prior to Step 1 above, the user system must select a suitable set of four satellites, widely separated in angle but not too near the horizon. It is this selected set (identified by their distinctive code sequences) upon which the ensuing four steps must be performed.

The foregoing processing steps involve mainly low-frequency digital operations and are obviously suitable for LSIC technology. Extreme speed is not necessary; a sequence of fixes at intervals of several minutes is often all that is required for navigation applications.

Present plans for user equipment envision a signal processor based on one or more microprocessors with the usual accompanying PROM and RAM chips. In spite of the slow speed allowed, a large number of microcircuits (chips) are embodied in even the simplest version of user equipment. Examination of one specific design of such a processor revealed that there were a total of 453 digital microcircuits in the signal processor, of which 125 were LSIC (including 112 4K x 1 random access memory chips).

It is tempting to speculate on the improvement in reliability and compactness of this equipment which would result if as much as possible of the circuitry were embodied in a few large LSI chips. The signal-processing portion of the GPS user equipment may be an excellent candidate for VLSI, since its function is clearly defined, excessive speed is not required, and the number of input-output pins is relatively small because most of the interconnections would be internal.

The analogue portion of the equipment may be another story. There are 596 resistors, 68 coils, 15 analogue filters, 56 analogue microcircuits (MSI), 579 capacitors, and 15 single transistors in the receiver for the specific system cited above, and it is doubtful if any technique of integration so far discovered could, at present, render it much more compact or simple. It is likely that the final cost of the equipment will be largely controlled by the receiver section of the GPS user equipment.

It is the reliability which will be greatly improved by application of VLSI (or even LSI) technology to the signal

processing portion of the equipment, since this circuitry is two orders of magnitude, at least, more complicated than that of the receiver.

The foregoing discussion assumes that the GPS user unit will be a dedicated piece of navigation equipment, made as compact and simple as possible to use. An entirely different approach has been favored by some equipment manufacturers. According to this second point of view, the user equipment could take the form of a receiver unit, similar to that described above, plus a general purpose, software-controlled minicomputer which would be programmed to perform the signalprocessing calculation. An argument for this approach is that the computer can perform many other "housekeeping" functions which would be of service to some types of users. Another argument is that the software might be adapted to the needs of particular types of users. Still another argument is that inexpensive but powerful minicomputers are now standard articles of technology and the use of such standard items can help to keep user equipment cost down. Here the role of VLSI or LSI is to further improve the general-purpose computer portion of the equipment.

## G. OPTICAL ARRAY SIGNAL PROCESSING

A variety of applications have been found for arrays of optical (usually IR) sensors, which characteristically involve computationally intensive processing. These applications include satellite surveillance for the monitoring of missile launches, detection of incoming high-speed targets for terminal defense, and homing missile seekers.

One processing function common to all of these arises from unequal sensitivities of the sensor elements in the array. These are sometimes equalized by storing the sensitivity constants for each element in a ROM which is read out and used to

renormalize the signals during each frame. Another common problem is discrimination against bright but extraneous fixed sources (such as smoke stacks, blast furnaces, solar glint) which necessitates frame-by-frame processing for discrimination against moving radiators. When the surveillance platform itself is in motion this process involves computational use of inertial reference data.

In optical sensor systems for monitoring missile launches, another stage of computation attempts to discriminate between threatening and nonthreatening trajectories on the basis of the available angle and angle rate data. The computations are arithmetically intensive and require considerable precision. The general class of algorithms which generate estimates of trajectory parameters from angle and angle rate data is developed in Ref. 42. The number of arithmetic operations which execute these algorithms is of the order of 100 per object per frame.

Optical surveillance for terminal defense against highspeed missiles necessitates intensive use of signal integration
to provide the greatest detection sensitivity relative to
search rate. Staring (matrix) arrays of photosensitive devices
are used and the signa' processor designates likely target
returns for examination by an operator while allowing the telescope to scan at a high enough rate to provide timely detection
of all incoming missiles.

7.

The sources of detectable IR radiation include: plasma at the stagnation point on the leading edges of missiles flying at supersonic speeds, rocket plumes, and jet engine exhausts. Target designation is based on the apparent brightness and stability of point sources against background (clear sky, clouds, or solar reflections, etc.).

Two separate signal processing functions are performed, signal conditioning and automatic target designation. Signal conditioning refers to adjustments of signal levels prior to

quantization, equalizing signal levels from the various elements of the array, so as to obtain maximum discrimination (between target and ambient ground) with any given number of quantization levels (bit per sample). Altogether the signal-processing operations have the following purposes:

- 1. Virtual image immobilization
- 2. Clutter mapping
- 3. Dynamic range control
- 4. Change detection
- 5. Target designation.

An interesting class of missiles ("fire-and-forget") uses processed optical array data for target identification. For this purpose, a series of operations must be performed for the general purpose of (a) image improvement (through noise suppression, image enhancement, and feature intensification); (b) image registration (in those systems which carry a stored image of the intended target); (c) feature selection (by edge detection, boundary definition, shape extraction, and characterization); and finally (d) object recognition.

Algorithms for this purpose are still being developed, but all are computationally intensive (several hundred million operations per second). Because of the very limited space and the relatively low allowable cost, the use of VLSI is mandatory.

### H. TOTAL THROUGHPUT RATES

Ġ.

The total throughput rates (in millions of operations per second) for various equipments and systems are summarized in Table 1. The smaller figures are representative of the most advanced currently operational equipment, while the larger figures refer to systems still in planning or under development.

TABLE 1. THROUGHPUT RATES IN MILLIONS OF OPERATIONS PER SECOND

Programmable A/J Communications	10	to	500
Optical Surveillance Equipment	100	to	2000
Radar Processors	50	to	1000
Missile Sensors and Guidance	2	to	50
Acoustic Processors	100	to	1000
Airborne Early Warning Systems	100	to	3000

The total processing load for all avionics in some types of next-generation aircraft systems has been estimated at  $3 \times 10^9$  operations per second, typically with 16-bit words. A throughput rate of this magnitude in a small aircraft is clearly infeasible using integrated circuits of the type commonly found in today's military equipment. (Such equipment would weigh approximately 10,000 kg and consume about 100 kW.)

Instead, new IC components are needed which provide about an order of magnitude higher throughput in relation to power, weight, failure rate, etc., and this can be accomplished by a continuation of the rapid process of product innovation and improvements which has characterized the IC industry. technological sources of this progress have been varied; algorithmic analysis and circuit refinements and cleverness have contributed heavily and will continue to do so; however, the throughput rate per circuit depends most directly on the minimum dimension of circuit components, which accounts for the emphasis placed on lithography by military system specialists. characteristics of ICs under scaling (reduction in the dimensions of circuit elements) involves a number of fine points such as the average lengths of internal interconnections (see Section V below), but for present purposes, the approximate inverse cubic relationship between throughput and feature sizes for fixed chip area is adequate. The inverse cube law is based on the assumption that circuit speed varies inversely (approximately) under scaling while circuit density varies as the inverse square.

The potential effect of the scaling of IC feature size on throughput is indicated in Fig. 3, which summarizes the theoretical analysis given in Section V, and in design data from a number of sources. Since not all bit manipulations can be related to computer operations, the total throughput is more precisely described in terms of gate cycles per second (the product of the total number of gates in the system and the switching rate). For comparative purposes, 2 x 10<sup>4</sup> gate cycles have been equated to an average operation, reflecting the disparity between the number of gates in the system and the fraction which are actually operative on a given cycle, a fraction which varies considerably, depending on the extent of concurrency or pipelining (the simultaneous execution of more than one operation). The line labeled "nominal throughput" follows the cube law of scaling and is intended to represent the average throughput which might actually be realized in a large assembly of circuits, taking account of inefficiencies (due to high-speed processors servicing slower I/O devices, for example).

The approximate relationship between total power consumption and weight of IC assemblies and minimum circuit element dimensions is shown in Fig. 4 for various total system throughputs based on the nominal throughput of Fig. 3. A current airborne early warning aircraft system, which contains large quantities of ICs built to 5  $\mu m$  to 7  $\mu m$  design rules, dissipates about 6 kW and contributes 600 kg or so to the weight of the host aircraft (excluding prime power). Future versions of similar systems are expected to require nearly 3 x 10 $^9$  operations per second (3 Bops), but the available power and payload will actually be less. Figure 4 indicates that this can be accomplished by the use of circuits with 1  $\mu m$  to 2  $\mu m$  feature sizes throughout the system.

ř.

Already, several IC manufacturers are producing circuits with 2  $\mu m$  dimensions in limited quantities and the feasibility




FIGURE 3. Minimum feature size




FIGURE 4. Weight and power consumption of IC assemblies

of  $1\frac{1}{4}$  µm manufacturing technology seems well proven. In the submicron region, the present (optical) lithography techniques are economically unattractive and alternative methods are being vigorously explored.

# IV. HARDWARE MACROS, THE MACRO-SUBSTITUTION SEQUENCE

#### A. THE EMERGENCE OF HARDWARE MACROS

The history of computer structural architecture reflects the continual struggle of designers to achieve the greatest throughput rate and ease of programming, etc., within constraints of cost, failure rate, power consumption, etc., imposed by component technology (circuit and otherwise). Many of the practices initiated during the development of the first programmable electronic computers, such as the accumulator and one address instruction, are still sometimes followed, even though the cost coefficients and reliability factors have changed profoundly, largely due to advances in microelectronics technology.

However, this technology has already inspired important computer circuit and architectural innovations, such as the bit slices and microprogramming; and has produced—in response to requirements for very high arithmetic throughput rates originating primarily in signal processing application—the one—chip multiplier. The single—chip multiplier—a logically complex, dedicated special—purpose circuit, demanding the fastest and densest technology—is treated by the central processor unit much like a memory or peripheral unit; and accomplishes with one or two addressing instructions, in a few cycles an operation often requiring hundreds of lines of machine code (the multiply macro). Although the circuit itself is comparatively large, the pin—out requirements are not. These attributes of the hardware macro, namely its compatibility with existing microprocessors and microprogrammed bit slices,

its ability to execute complex operations rapidly from simple addressing sequences, its attractive cost, and relatively modest inter-face requirements invite a search for other useful forms.

Several hardware macros are suggested by the applications considered in the preceding sections; specfically (1) the SINE-function calculator (for use in frequency synthesis, frequency and phase acquisition in communication, polar to rectangular coordinate transformations in SAR, and passive ranging in SONAR); (2) the self-organizing memory (automatic sort and merge) for use in ELINT and JTIDS; (3) the FFT butterfly for use in SONAR, SAR, ELINT, communications, etc.; (4) the LOG, EXP, etc., calculators and the interpolator for general signal and data processing. However, the utility of these and other hardware macros can only be determined by a detailed applications analysis.

In JTIDS and ELINT equipment, among others, the incoming data must be sorted (according to one or more parameters such as angle of arrival, frequency, amplitude) which can be a time-consuming process in a conventional programmable processor. This is another function for which the development of a hardware macro may be justified.

In its simplest form this unit might consist of two pushdown stacks, one of which normally contains all of the sorted data. When a new datum arrives, it is compared with the uppermost number in the stack; if the new datum is larger it is pushed into the stack, otherwise the top number of the stack is popped and transferred onto the second stack, this process continuing until a number smaller than the new datum reaches the top of the stack, at which point the new datum is pushed onto the stack, followed in reverse order by all of the data which had been pushed onto the second stack.

If the number of bits B in the stored words are large compared to the total number of words N (i.e.,  $\log_2 N$  << B), then

the circuitry can be simplified and made faster by storing the data in a RAM and sorting the pointers (RAM addresses).

In many applications the datum consists of a set of parameter values (angle of arrival, center frequency, time of arrival, modulation parameters, etc.) and sorting is only relevant with respect to one of them. This situation is accommodated by masking out the data not involved in the sorting operations.

# B. THE MACRO-SUBSTITUTION SEQUENCE

The insertion of a hardware macro into a programmable processor increases the total number of gates but may actually result in a lower number of gate cycles needed to execute a given set of instructions, depending on the execution frequency of the macro and the number of gate cycles taken to execute the same macro from software (by a sequence of instructions applied to an arithmetic logic unit, for example). The following analysis explores this question in a general way, and reveals the rather surprising fact that a group of hardware macros may result in a higher throughput rate (fewer gate cycles per instruction) even when some individual macros do not. To put it differently, one good macro sometimes makes way for another. The same analysis can be applied to the use of software or firmware macros.

Let  $G_0$  be the number of gates in a processor (which may contain a sequencer, arithmetic logic unit, microcode ROM, etc.), let  $f_1$  be the relative frequency of the i'th instruction, and  $C_1$  the number of cycles taken to execute it. The average number (N) of gate cycles per instruction will be

$$N = G_0 \sum_{i} f_i C_i = G_0 \overline{C} .$$

Now if the substitution of the i'th hardware macro involves the net addition of  $g_i$  gates, but reduces the number of cycles to  $C_1^{\prime}$ , then the average gate cycles become

$$N_{i} = (G_{o} + g_{i}) \{\overline{C} - (C_{i} - C_{i}') f_{i}\}$$

$$= N \left(1 + \frac{g_{i}}{G_{o}}\right) \left(1 - \frac{f_{i}\Delta C_{i}}{\overline{C}}\right)$$

in which

$$\Delta C_{i} = C_{i} - C_{i}^{1}$$
.

The substitution will affect a net decrease ( $N_i$  < N) provided

$$g_1 < G_0 \frac{f_1 \Delta C_1}{\overline{C} - f_1 \Delta C_1}$$
.

After the substitution, the number of gates is

$$G_i = G_o + G_i$$

and the average number of cycles per instruction

$$\overline{C}_{i} = \overline{C}_{o} - f_{i} \Delta C_{i}$$
,

in terms of which

$$g_i < \frac{G_o}{\overline{C}_i} f_i \Delta C_i$$
.

Suppose the macros are ordered such that the first (i=1) gives the smallest gate-cycle product. The insertion of a second macro (the j'th, say) will involve the net addition of  $g_{lj}$  gates and will result in deletion of  $\Delta C_l + \Delta C_j$  cycles and will be productive, provided

$$g_{1j} < \frac{G_1 f_j \Delta C_j}{\overline{C}_{1j}} .$$

By comparison, the condition for a productive substitution for the j'th macro, if the first hardware macro were not used, would be

$$g_j < \frac{G_o f_h \Delta C_j}{\overline{C}_j}$$
.

But  $G_1 > G_0$  and  $\overline{C}_{1,1} < \overline{C}_1$ , hence

and the insertion of the j'th macro might be advantageous after the insertion of the first one but not before. This possibility is illustrated by the following hypothetical example in which two macroinstructions out of a large group are candidates for hardware macros,

i	1	2
f	0.25	0.10
C	150	200
С'	3	3
q	6,000	10,000

 $G_{O} = 10,000$  (the number of gates in the original processor),

 $\sum_{i>2} f_i c_i = 17.5 \text{ (the average number of cycles }$ per instruction, excluding the first two),

 $\overline{C}_0 = 75$ ,

 $G_{o}\overline{C}_{o}$  = 750 K (the original gate-cycle product per average instruction).

Then, if the first macro is inserted

$$\overline{C}_1 = 75 - 0.25 (150 - 3) = 38.25$$

$$G_1 = 10,000 + 6,000 = 16,000$$

$$G_1C_1 = 612,000$$
,

which has reduced the gate cycles per instruction from  $750~{\rm K}$  to  $612~{\rm K}$ , but the further insertion of the second macro results in

$$\overline{c}_{12}$$
 = 38.25 - 0.1 (200 - 3) = 18.55

$$G_{12} = 16,000 + 10,000 = 26,000$$

$$G_{12}\overline{C}_{2} = 482 \text{ K}$$

and the insertion of the first two macros reduces the gate cycles per instruction by over 35 percent to 482 K.

If, however, the first macro were not inserted, the use of the second macro only would result in

$$\overline{C}_2 = 75 - 0.1 (200 - 3) = 55.3$$
 $G_2 = 10,000 + 10,000 = 20,000$ 
 $G_2\overline{C}_2 = 1106 \text{ K}$ 

an increase in the gate cycles per instruction.

# V. THE IMPLICATIONS OF IMPROVED LITHOGRAPHIC RESOLUTION FOR MOS LSICS IN MILITARY SYSTEMS

The continual increase in speed, density, and reliability of integrated circuits which has occurred over the past decade has been made possible largely by a progressive reduction in feature sizes -- i.e., in the minimum dimensions of circuit elements--brought about by higher lithographic resolution in the manufacturing process. Since the extraordinary benefits of circuit integration stem from circuit miniaturization, the technology of high-resolution lithography is being pursued energetically in many countries. In laboratory systems, this technology has already approached the limits of optical (light) microscopy beyond which the circuit details will no longer be directly visible. Although numerous practical difficulties are being encountered (in realignment at successive processing stages and the necessity for multi-level metallization, for example) there seems to be little doubt that high-resolution lithographic processes (in the one micron region if not beyond) will eventually be used for the production of high-performance circuits.

The following approximate analysis of MOS ICs examines the dependence of throughput capacity (the product of clock speed and number of gates), chip area, power dissipation, etc., on feature size. A comparison of the calculated throughput capacities (per circuit) with the requirements of several important military systems indicates that these systems could, in principle, be embodied in one--or relatively few--large-scale integrated circuits with significant reductions in system support costs (Ref. 3) using MOS circuits with feature sizes scaled by a factor of 2 or 3 from current production practice.

However, the realization of these benefits will necessitate considerable engineering investments on several fronts. At these dimensions, the greatest throughput capacities are achieved at much higher clock speeds (≥ 100 MHz) and lower logic voltages\* (≤ 1 volt) than are found in today's military systems. In those applications where individual signal or data sources can utilize the full capacity of the circuit, the higher clock speed would involve reengineering, but need involve no architectural changes. In other cases, however, the substitution of one (or a few) higher-speed circuits for larger assemblies of circuits (having equal throughput capacity) would likely require extensive redesign work.

This analysis (which is based on semi-empirical formulas, specifically those for the MOS circuit characteristics and the mean interconnect lengths relative to the total number of gates) shows that the throughput capacity per circuit, for fixed total power, reaches a maximum with respect to the number of gates. If more gates than this are placed on the chip (which is the case with microprocessors), the power dissipation in the resistive elements forces a disproportionate reduction in circuit speed. With fewer gates, the speed cannot be proportionately increased because of the power dissipation in the I/O stages or the cut-off frequency (of the transistor with the capacitive load of the interconnect line). The latter becomes a progressively more dominant limitation for smaller circuit dimensions.

Ř.

Taking those parameters which give the greatest throughput capacity, assuming a fixed and equal power dissipation, the clock frequency scales in nearly inverse proportion to circuit dimensions; the chip area shows only a weak dependence, except

<sup>\*</sup>Some of today's VLSICs operate with logic swings of a volt or less but are amplified to 5 V at the board level for computability with standard TTL, but the voltage-matching stages consume typically 40 mW each, which accounts, in part, for the multi-watt dissipation of these circuits.

below about 1  $\mu m$ ; the number of gates rises at a progressively higher rate with decreasing circuit dimensions (increasing overall by nearly three orders of magnitude, with a tenfold reduction in circuit dimensions); and throughput capacity, which combines the dependence of frequency and gate count, increases by over three orders of magnitude over the same range.

In summary, the calculated performance of MOS VLSICs with feature sizes reduced by a factor of three or more from current production practice substantially exceeds those of any circuits currently in use.

The current of an MOS transistor is usually given (Ref. 36) by the equations

$$I_{D} = \gamma Cg \frac{W}{L} \left[ (V_{G} - V_{T})v - \frac{1}{2}v^{2} \right]$$

in the linear range; here

Cg = gate capacitance per unit area

W = gate width

L = gate length

 $\gamma$  = surface mobility

V<sub>C</sub> = gate voltage

 $V_{m}$  = threshold voltage

v = drain-to-source voltage,

while the saturation current is

$$I_s = \frac{1}{2} \gamma c g \frac{W}{L} v^2$$
 for  $v \ge V_G - V_T$ .

From these relationships, the characteristics of MOS logic elements can be determined; the simplest logic element being the inverter.

A typical NMOS inverter consists of an enhancement mode NMOS transistor with the input signal applied to its gate and with another depletion mode NMOS transistor used for a load. The load transistor has its gate connected to its source and hence operates as a constant current device over most of the range of voltage from its source to its drain. The circuit and its current voltage relationships are depicted in Fig. 3.

The stable states are indicated by the circled points labeled 1 and 2 for low and high output voltages, respectively.

In the addendum to this discussion, the speed of such an inverter, as related to its design parameters, is first estimated. The power drain is then estimated, and these results are utilized to find interrelationships between number of such gates, chip area, and other scaling factors.

The total average power dissipated in the circuit consists of two parts; the one produced by current flow in the quiescent stage, the other produced by transient current flow during the charging and discharging of the interconnect structure and transistor gates. Appendix A contains a detailed analysis of the operating characteristics of an MOS inverter in which the required operating conditions (unity logic gain, maximum speed) are given in terms of the circuit parameters. Formulas for the transient ( $P_t$ ) and quiescent ( $P_q$ ) power dissipation and cut-off frequency are also developed, namely:

$$P_{t} = \frac{1}{2} \frac{C}{\tau} (V_{H} - V_{L})^{2}$$

$$P_{a} = \frac{1}{8} \gamma cg \frac{W}{L} (V_{H} - V_{T})^{2}$$

and

$$f_{c} = \frac{1}{16} \gamma \frac{Cg}{C} \frac{W}{L} (V_{H} - V_{L}) .$$

In these relationships  $V_H$  is the power supply voltage,  $V_L$  the low (logic) level voltage,  $V_T$  the threshold voltage, Cg the gate capacitance per unit area, C the total average capacitive load, and  $\tau$  the actual clock cycle. Specifically,

$$C = C_owl + CgWLF$$

where L and W are the gate length and width; l, w the interconnect length and width;  $C_{\rm O}$  is capacitance per unit area of interconnect; and F the fan out.

The effect of interconnect loading on the cut-off frequency is noteworthy, as will become apparent when the characteristics for maximum throughput capacity are examined. Clearly, the appropriate interconnect capacitance (appearing in the denominator of the equation for cut-off frequency) is the worst case; i.e., the interconnect within the circuit having the largest value of Cowl.

The resulting value of  $f_{\rm c}$  appears generally to be very much lower than the cut-off frequency defined by

$$f_{O} = \frac{g_{m}}{2\pi Cg} = \frac{\gamma(V_{G} - V_{T})}{2\pi L^{2}}$$

(see Ref. 36, p. 55 and Chap. 4), which does not take account of the interconnect lines.

The transistors which drive the output tabs, pins, and external interconnects comprise the other major source of power which must be dissipated by the IC package. The total power required for this purpose (at the same clock period) is

$$P_{p} = \frac{1}{2} \frac{C_{p}V_{b}^{2}}{\tau} N_{p}$$

where  $C_p$  is the total capacitive load faced by the output transistors (typically  $C_p \stackrel{>}{\sim} 15 \text{ pF}$ ),  $V_b$  the voltage swing at the board level and  $N_p$  the number of output line drivers. When  $V_b \neq V$ , voltage matching stages must be included which often consume appreciable power.

The total power dissipated by both the pins and gates (assuming the use of the same signal voltage swings at the chip and board level)

$$P_{T} = \frac{1}{2} \frac{V^{2}}{\tau_{a}} \left[ N_{p} C_{p} + D_{f} C N_{g} + \frac{1}{4} \gamma C g \tau_{a} \frac{W}{L} N_{g} \right]$$

in which  $D_{\bf f}$  is the fraction of the gates which are actually switched in a typical cycle (typically about 1/4 in random logic).

With respect to scaling, it is assumed that V, L, W, w, 1 all scale by the same factor, s

$$W = W_{o}s$$

$$L = L_{o}s$$

$$W = W_{o}\sqrt{LW} = W_{o}\sqrt{L_{o}W_{o}}s$$

$$V = V_{o}s$$

The average interconnect length 1 has been shown (Refs. 37, 38, and 39) to obey a relationship of the form

$$1 = a N_g^b x$$
,

x is the gate pitch (mean distance between gates); writing this in the normalized form ax = s  $L_0W_0l_0$ , then (taking b = 0.23)

$$1 = 1_0 \sqrt{L_0 W_0} \times N_g^{0.23}$$
;

and in terms of this

$$\tau = \frac{16L_o^2}{\gamma V_o} \left[ \frac{C_o w_o l_o}{C_g} N_g^{0.23} + F \right] s$$

this being the minimum clock period, not the actual  $(\tau_a)$ .

The following parameters are representative of current (1978) production design rules:

$$V_o = 5 \text{ volts}$$
 $C_g = 35 \times 10^{-9} \text{ F/cm}^2$ 
 $C_o = 3 \times 10^{-9} \text{ F/cm}^2$ 
 $W_o = 0.1$ 
 $V_o = 6 \times 10^{-4} \text{ cm}$ 
 $V_o = 6 \times 10^{-4} \text{ cm}$ 

for which (taking  $D_f = 1/4$ ),

$$P = 0.066 N_g s^2 + [0.03N_g^{1.227} + 0.16 N_g] \frac{s^4}{\tau} + 187.5 N_g \frac{s^2}{\tau},$$

where P is in milliwatts and  $\tau$  in nanoseconds.

The total number of I/O pins which are needed are sometimes summarized by Rent's rule:

$$N_T \sim K N_G^{0.57}$$

in which K is the average number of lines entering and leaving a gate, six cr more (Ref. 40); less than half of the  $N_{\rm I}$  would be the output line drivers. This simple formula overestimates

the requirement for pins for large numbers of gates (greater than 1000 or so). We use the assumption (see Appendix B) that above this level no more than 50 output line drivers are needed.

The tolerable power level (Ref. 41) is given by

$$P = \frac{T_j - T_a}{\rho} ,$$

in which  $T_j$  is the junction temperature,  $T_a$  the ambient temperature, and  $\rho$  the thermal resistance of the package. For a 40-pin package, typically  $\rho$  = 30°C per watt. Therefore, if the ambient temperature sometimes reaches 125° and the junction temperature 175°C,

$$P \sim 1.6$$
 watt.

At higher power, special packaging ( $\rho > 30^{\circ}\text{C}$  per watt) must be used. Actually, most circuits dissipate less than 1 watt.

The active chip area consists of the area covered by the interconnect structure  $(A_i)$ , the area covered by the gates themselves  $(A_g)$ , and the area covered by the I/O pins and line drivers  $(A_p)$ .

The chip area covered by the interconnect structure

$$A_i \approx N_g w1$$

while the chip area occupied by gates

$$A_g = A_o s^2 N_g$$
,

where  $A_0 = 2 \text{ mils}^2$  (typically) and the area per I/O pin

$$A_p = 7.5 \times 10^3 \frac{s^2}{\tau} \text{ mils}^2$$

The total chip area

$$A_{T} = 2wlN_{g} + A_{o}s^{2}N_{g} + A_{p}N_{p}$$

$$A_{T} = [3.125 \times 10^{-5} s^{2}N_{g} + 4 \times 10^{-6} s^{2}N_{g}^{1.226} + 0.04] cm^{2}.$$

Using these relationships, a family of curves has been generated showing the number of gates per circuit relative to the clock period for a fixed power dissipation (300 mW), for various chip areas and scaling factors (Fig. 5).




FIGURE 5. Throughput capacity in relation to minimum feature size

#### REFERENCES

- 1. Proceedings of Symposium on the Utilization of LSIC in Military Systems, IDA Paper P-1296, G.W. Preston, editor.
- 2. R.N. Noyce, "Large Scale Integration: What is Yet to Come", Science, Vol. 195, p. 1102, March 18, 1977.

•

- 3. G.W. Preston, Large Scale Integrated Circuits for Military Applications, IDA P-1244, May 1977.
- 4. T.M. Knasel, R. Carver, and R. Weitz, Meeting Avionic Goals for Navy Aircraft in the V/STOL Age: The Potential of Large Scale Integration, Science Applications, Inc., 24 January 1979.
- 5. M. Grossman, "Processing Packs Up for the New Frontier: VLSI", Electronic Design, Vol. 27, No. 7, p. 82, March 29, 1979.
- 6. "IBM Cutting Microcircuit Device Sizer", Aviation Week and Space Technology, p. 70, April 2, 1979.
- 7. 1979 IEEE ISSCC Digest of Technical Papers, Vol. XXII.
- 8. Robert W. Keyes, "Evolution of Digital Electronics Towards VLSI", IEEE Computer Society Workshop on Microcomputer Firmware/Software", Technology Trends Versus User Requirements, Johns Hopkins University Applied Physics Laboratory, March 1979.
- 9. G. Moore, "VLSI: Some Fundamental Challenge," *IEEE Spectrum*, p. 30, April 1979.
- 10. C.P. Garrison, P.O. Brown, and H.F. Patterson, F-15 Weapon System Capabilities Update, Briefing to IDA Staff, September 1978.
- 11. Discussions with Richard Stewart, Hughes Aircraft Corp., February 24, 1978.
- 12. Cmdr. T.F. Wiener, Cruise Missile Briefing, IDA, February 7, 1979.
- 13. Advanced Onboard Signal Processor Studies (DARPA).
- 14. W.K. Owens, P. Chu, D. Wong, and C. Chu, "8 Bit ECL Micro-processor Slices with Subnanosecond Performance", 1979 IEEE ISSC Conference, Digest of Technical Papers, p. 42.

- 15. Raytheon AOSP Briefing, IDA, January 3, 1979.
- 16. Standard Avionics Modules for Existing MODEMS, Technical Report AFAL-TR-78-47, TRW for AFAL, April 1977.
- 17. S.R. Sternberg, Cytocomputer Real-Time Pattern Recognition, Eighth Annual Automatic Imagery Pattern Recognition Symposium, National Bureau of Standards, Gaithersburg, Maryland, April 3-4, 1978.
- 18. G.H. Heilmeier, "Needed: A 'Miracle Slice' for VLSI Fabrication", IEEE Spectrum, March 1979.
- 19. High Speed Micro Signal Processor Study, Technical Report AFAL-TR-77-61, TRW for AFAL, April 1977.
- 20. Electronic Warfare/Defense Electronics, January 1979.
- 21. G.W. Preston, Register Programmable General Logic Circuits, IDA P-1336, June 1978.
- 22. P.H. Buffel, 1979 IEEE ISSCC Digest of Technical Papers, Vol. XXII.
- 23. D. Queyssac, "Projecting VLSI Impact", IEEE Spectrum, Vol. 16, No. 5, p. 30, May 1979.
- 24. Seymour Cray, Invited Address Spring COMPCON 78, Sixteenth IEEE Computer Society International Conference, San Francisco, February 29, 1978.
- 25. H. Fleisher, et al., "The Writeable Personalized Chip", Computer Design, p. 59, June 1970.
- 26. T.C. Bartee, Digital Computer Fundamentals, Fourth Edition, McGraw-Hill, 1977.
- 27. V. Anderson, *Digital Beamformer*, SPIES Technical Symposium 1979, Washington, D.C., April 17-20, 1979.
- 28. Advanced Signal Processor, IBM Federal System Division, July 1974.
- 29. S.H. Unger, "A Computer Oriented Toward Spatial Problems", *Proc. IRE*, p. 1744, October 1958.
- 30. M.J.E. Golay, "Hexagonal Parallel Pattern Transformations", *IEEE Trans. Computers*, Vol. C-18, No. 8, p. 733, August 1969.
- 31. K. Preston, "Feature Extractions by Golay Hexagonal Pattern Transforms", Trans. Computers, Vol. C-20, No. 9, p. 1007, September 1971.
- 32. K.G. Beauchamp, Walsh Functions and Their Applications, Academic Press, 1975.
- 33. W. Diffie and Martin Hellman, "Privacy and Authentication: An Introduction to Cryptography", *Proc. IEEE*, Vol. 67, No. 3, p. 397, March 1979.

- 34. R.D. Haggerty, E.A. Palo, and W.M. Bridge, SAW Processors versus Competitive Technologies for Spread Spectrum Data Link Applications, MTP-195, Mitre Corporation, November 1978.
- 35. D.L. Chaffee, Applications of Rate Distortion Theory to the Bandwidth Compression of Speech Signals, Ph.D. Thesis UCLA, 1975.
- 36. W.N. Carr and J.P. Mize, MOS/LSI Design and Application, McGraw-Hill, pp. 32 and 52.
- 37. Private correspondence to D. Toombs, et al. of Texas Instruments, Inc.
- 38. W.E. Donath, "Placement and Average Interconnection Lengths of Computer Logic", IBM Research Report RC 4610, submitted to IEEE J. of Solid State Circuits.
- 39. W.R. Heller, W.F. Mikhail, and W.E. Donath, "Prediction of Wiring Space Requirements for LSI", *Proc. 14th Design Automation Conference*, New Orleans, pp. 32-42, June 20-22, 1977.
- 40. B.S. Landman and R.L. Russo, "On a Pin Versus Block Relationship for Partitions of Logic Graphs", IEEE Trans. Comp., Vol. C-20, p. 1469, December 1971.
- 41. S. Wasser, "High Speed Monolithic Multipliers ...", Computer, p. 25, October 1978.
- 42. A.E. Bryson, Jr., and Yu-Chi Ho, Applied Optimal Control, Ginn and Company, Waltham, Massachusetts, 1969.

PRECEDING PAGE BLANK-NOT FILMED

APPENDIX A

NMOS INVERTER OPERATION

# APPENDIX A

#### NMOS INVERTER OPERATION

- 1. With reference to Fig. A-1; when input voltage is low, current in the switching transistor is zero and the output voltage is high, at power supply potential.
- 2. When input voltage is high (at power supply potential) the output falls to a low voltage determined by the division of voltage between the switch transistor and the load transistor.
- 3. When input makes an instantaneous low-to-high transition, the current of transistor 1 rises along the upper dotted line of Fig. A-1 in the direction of the arrows, then follows along the line  $U = V_p$ , approaching the stable point 1 asymptotically. The current in transistor 2 moves to the left along the curve  $I_2$  until it also reaches the point 1. The charging current for the output circuit capacitance is the roughly triangular area between these two curves.
- 4. When the input makes a high-to-low instantaneous transition, the current in the switching transistor falls immediately to zero and remains there. The current in the load transistor moves to the right along the line  $I_2$  until it reaches the point 2 asymptotically.

For estimating purposes, the small portion of the curve  $I_2$  between the plateau and the point 2 will be assumed to remain at the plateau level so that  $I_2$  will be a horizontal line.




FIGURE A-1. NMOS inverter, depletion mode load enhancement mode switch

**{**}

Also for simplicity the parabolic curve of the current in the switching transistor will be replaced by a straight line.

$$I_1 = KX_1 \left[ \frac{(U - V_T)^2}{2} \right]$$

initially when V = 5

$$I_1 = KX_1 \cdot \left[ (U - V_T) \cdot V - \frac{V^2}{2} \right]$$

when V = 1

$$I_2 = KX_2 \frac{V_C^2}{2}$$

where  $\mathbf{V}_{\mathbf{C}}$  is the cut-off voltage for the <u>depletion</u> mode load transistor.

The approximated initial charging current is for a low-to-high input transition:

$$I_1 - I_2 = -c \frac{dV}{dt} \stackrel{\circ}{=} KX_1 \frac{(V_H - V_T)^2}{2} - KX_2 \frac{V_C^2}{2}$$

when  $V = V_H$ .

When the output falls to  ${\rm V}_{\rm L}$ , the charging current falls to zero; in between  ${\rm V}_{\rm H}$  and  ${\rm V}_{\rm L}$  the current in the straight line approximation is

$$- c \frac{dV}{dt} = \frac{V - V_L}{V_H - V_L} \left\{ \frac{KX_1}{2} \left[ (V_H - V_T)^2 - \frac{X_2}{X_1} V_C^2 \right] \right\}$$
Then  $V - V_L = (V_H - V_L) \exp \left\{ - \frac{KX_1}{2} \left[ \frac{(V_H - V_T)^2 - \frac{X_2}{X_1} V_C^2}{(V_H - V_L)^2} \right] t \right\}$ .

The time constant is, for the output  $\mathbf{V}_{\mathbf{H}} \, \boldsymbol{\rightarrow} \, \mathbf{V}_{\mathbf{L}}$  transition,

$$\tau_{1} = \frac{2(V_{H} - V_{L}) c}{KX_{1} \left[ (V_{H} - V_{T})^{2} - \frac{X_{2}}{X_{1}} V_{C}^{2} \right]} .$$

For the output  $V_L \to V_H$  transition, the behavior is simpler.  $I_1$  is zero and  $I_2$  is constant so that

$$C\frac{dV}{dt} = C \frac{\Delta V}{\Delta T} = KX_2 \frac{V_C^2}{2}$$
,

$$\Delta V = V_H - V_L$$

so that the time required for this transition is

$$\tau_2 = \frac{2C (V_H - V_L)}{KX_1 \frac{X_2}{X_1} V_C^2} .$$

The first transition is 95 percent complete when  $t = 3\tau_1 \cdot \underset{X_2}{\text{It}} \text{ is desirable to have equal rise and fall times}$  so that  $\frac{\chi_2}{\chi_1}$  can be chosen to make  $\tau_2 = 3\tau_1$ .

$$\frac{2C (V_{H} - V_{L})}{KX_{1} \frac{X_{2}}{X_{1}} V_{C}^{2}} = 3 \cdot \frac{2C (V_{H} - V_{L})}{KX_{1} \left[ (V_{H} - V_{T})^{2} - \frac{X_{2}}{X_{1}} V_{C}^{2} \right]}$$

$$3 \frac{x_2}{x_1} v_c^2 = (v_H - v_T)^2 - \frac{x_2}{x_1} v_c^2$$

$$\frac{X_2}{X_1} = \frac{(V_H - V_T)^2}{4V_C^2}$$

for equal rise and fall times. Thus, if  $\rm V_{H}$  = 5 and  $\rm V_{T}$  =  $\rm V_{C}$  = 1, then

$$\frac{X_2}{X_1} = 4 .$$

With this value, the current in the on condition is

$$KX_1 \frac{X_2}{X_1} V_C^2 = 4KX_1$$
.

In the off condition, the current is zero.

When operating at the highest speed, the duty cycle is 1/2 so that the average current is half that in the on condition.

The transition time when rise time equals fall time is  $\tau_2$  with the proper value of  $X_2/X_1$  inserted

$$\tau_2 = \frac{8C}{KX_1} \cdot \frac{V_H - V_L}{(V_H - V_T)^2}$$
.

Since  $\boldsymbol{V}_{T}$  is approximately  $\boldsymbol{V}_{L}$  ,

$$\tau_2 = \frac{8C}{KX_1} \cdot \frac{1}{(V_H - V_L)}$$

for equal rise and fall times

$$\tau_2 = 8 \frac{\text{C L}_1}{\text{YC}_g \text{ W}_1} \cdot \frac{1}{\text{(V}_H - \text{V}_L)} \quad .$$
A-7

Minimum cycle times must not be less than twice this. Denoting the minimum cycle time by  $\mathbf{T}_{\mathcal{C}}$  ,

$$\tau_C = \frac{16C}{\gamma C_g} \cdot \frac{L_1}{W_1} \cdot \frac{1}{(V_H - V_L)},$$

but  $C = C_owl + C_gW_1L_1F$ .

Then

$$T_{C} \ge \frac{16 (C_{o} \frac{w}{W_{1}} 1L_{1} + C_{g} L_{1}^{2} F)}{\gamma C_{g} (V_{H} - V_{L})}$$


The power necessary to charge and discharge the capacitance load is  $\frac{C\left(\Delta V\right)^2}{2T_C}$  at maximum speed. At less than maximum speed, at frequency f this is


$$P_1 = \frac{fC(V_H - V_L)^2}{2} .$$

Since the highest allowable frequency is proportional to 1/C, the capacitance cancels out of the expression for power at the highest allowable clock frequency  $1/T_{\rm C}$ .

$$P_{1} = \frac{C(V_{H} - V_{L})^{2}}{2} \cdot \frac{\gamma C_{g}(V_{H} - V_{L}) W_{1}}{16C}$$
$$= \frac{\gamma C_{g}}{32} \frac{W_{1}}{L_{1}} (V_{H} - V_{L})^{3}$$

at top speed, proportional to frequency for lower clock frequencies.





The average power at low speeds with a duty cycle of 1/2 is

$$P_o = V_p \frac{KX_1}{2} \frac{X_2}{X_1} \frac{V_c^2}{2}$$
.

Utilizing the value of  $\frac{X_2}{X_1} = \frac{(v_H - v_T)^2}{4v_C^2}$  for equal rise and fall

times, the average power at low speeds is

$$P_o = \frac{V_p KX_1 (V_H - V_T)^2}{16} = \frac{\gamma C_g}{16} \frac{W_1}{L_1} (V_H - V_T)^2$$
.

Then the total power at maximum speed is

$$P_o + P_1 = \frac{\gamma C_g}{16} \cdot \frac{W_1}{L_1} \left[ (V_H - V_T)^2 + \frac{1}{2} (V_H - V_L)^3 \right].$$

Since  $V_T$  and  $V_L$  are nearly equal, it is of interest to notice that the DC power is approximately 1/2 of the capacitance charging power at maximum speed if  $V_H-V_L$  = 4 volts. The two are equal if  $V_H-V_L$  = 2 volts.

Summary: "DC" power at 50 percent duty cycle (independent of speed) is

$$P_o = \frac{1}{16} \gamma c_g \frac{W_1}{L_1} (V_H - V_T)^2$$
.

Capacitance charging power at maximum speed is

$$P_1 = \frac{1}{32} \gamma c_g \frac{W_1}{L_1} (V_H - V_L)^3$$
.

Maximum cycle frequence  $f_c = \frac{1}{16} \gamma C_g \frac{W_1}{L_1} \frac{V_H^{-V}L}{C}$ .

APPENDIX B

PIN-TO-GATE RATIO

# APPENDIX B

#### PIN-TO-GATE RATIO

Landman and Russo (Ref. 40) partitioned four logic structures into circuits of various sizes from 1 gate per circuit to full integration (the complete logic design on one chip). The logic structures contained 671, 3,000, 9,900, and 12,700 NOR gates, respectively. Their data has been replotted, in a different form, in Fig. B-1 together with a series of bit slice ALUs, a TTL gate array, and an 8 x 8 multiplier.

To be sure, much lower pin-to-gate ratios pertain to mode-switched and pipelined circuits. However, mode-switched circuits have a commensurately lower relative throughput since only part of the circuitry (corresponding to the selected mode) is active during any cycle. From this it is reasonable to infer that for non-pipelined general logic the number of pins to be provided in relation to the number of gates must be near or above the line labeled M--except possibly at much higher levels of integration. This clearly suggests the necessity for developing new 100- to 200-pin packages for high throughput VLSI circuits.




FIGURE B-1. Pin-to-gate ratio